| 数据搜索系统,热门电子元器件搜索 |
|
STE10 数据表(PDF) 28 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STE10 数据表(HTML) 28 Page - STMicroelectronics |
|
28 / 66 page ![]() STE10/100 28/66 5 PAUSE Disable or enable the PAUSE function for flow control. The default value of PAUSE is determined by the result of Auto- Negotiation. The driver software can overwrite this bit to enable or disable it after the Auto-Negotiation has completed. 0: PAUSE function is disabled. 1: PAUSE function is enabled Depends on the result of Auto- Negotiation R/W 4 RTE Receive Threshold Enable. 1: the receive FIFO threshold is enabled. 0: disable the receive FIFO threshold selection in DRT (bits 3~2), and the receive threshold is set to the default 64 bytes. 0 R/W 3~2 DRT Drain Receive Threshold 00: 32 bytes (8 DW) 01: 64 bytes (16 DW) 10: store-and -forward 11: reserved 01 R/W 1 SINT Software interrupt. 0 R/W 0 ATUR 1: enable automatically transmit-underrun recovery. 0 R/W CSR19(offset = 8ch) - PCIC, PCI bus performance counter 31~16 CLKCNT The number of PCI clocks from read request asserted to access completed. This PCI clock count is accumulated for all the read command cycles from the last CSR19 read to the current CSR19 read. 0 RO* 15~8 --- reserved 7~0 DWCNT The number of double words accessed by the last bus master. This double word count is accumulated for all bus master data transactions from the last CSR19 read to the current CSR19 read. 0 RO* RO* = Read only and cleared by reading. CSR20 (offset = 90h) - PMCSR, Power Management Command and Status (The same register value mapping to CR49-PMR1.) 31~16 --- reserved 15 PMES PME_Status. This bit is set whenever the STE10/100 detects a wake-up event, regardless of the state of the PME-En bit. Writing a “1” to this bit will clear it, causing the STE10/100 to deassert PME# (if so enabled). Writing a “0” has no effect. 0RO 14,13 DSCAL Data_Scale. Indicates the scaling factor to be used when interpreting the value of the Data register. This field is required for any function that implements the Data register. The STE10/100 does not support Data register and Data_Scale. 00b RO 12~9 DSEL Data_Select. This four bit field is used to select which data is to be reported through the Data register and Data_Scale field. This field is required for any function that implements the Data register. The STE10/100 does not support Data_select. 0000b RO Table 6. Control/Status register description Bit # Name Descriptions Default Val RW Type |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |