数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STE10 数据表(PDF) 17 Page - STMicroelectronics

部件名 STE10
功能描述  PCI 10/100 ETHERNET CONTROLLER WITH INTEGRATED PHY 5V
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STE10 数据表(HTML) 17 Page - STMicroelectronics

Back Button STE10 Datasheet HTML 13Page - STMicroelectronics STE10 Datasheet HTML 14Page - STMicroelectronics STE10 Datasheet HTML 15Page - STMicroelectronics STE10 Datasheet HTML 16Page - STMicroelectronics STE10 Datasheet HTML 17Page - STMicroelectronics STE10 Datasheet HTML 18Page - STMicroelectronics STE10 Datasheet HTML 19Page - STMicroelectronics STE10 Datasheet HTML 20Page - STMicroelectronics STE10 Datasheet HTML 21Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 66 page
background image
17/66
STE10/100
0
SWR
Software reset
1: reset all internal hardware (including MAC and
transceivers), except configuration registers. This signal will be
cleared by the STE10/100 itself after the reset process is
completed.
0
R/W*
R/W* = Before writing the transmit and receive operations should be stopped.
CSR1(offset = 08h), TDR - Transmit demand register
31~ 0
TPDM
Transmit poll demand.
While the STE10/100 is in the suspended state, a write to this
register (any value) will trigger the read-tx-descriptor process,
which checks the own-bit; if set, the transmit process is then
started.
FFFFFFFF
h
R/W*
R/W* = Before writing the transmit process should be in the suspended state.
CSR2(offset = 10h), RDR - Receive demand register
31 ~ 0
RPDM
Receive poll demand
While the STE10/100 is in the suspended state, a write to this
register (any value) will trigger the read-rx-descriptor process,
which checks the own-bit, if set, the process to move data from
the FIFO to buffer is then started.
FFFFFFFF
h
R/W*
R/W* = Before writing the receive process should be in the suspended state.
CSR3(offset = 18h), RDB - Receive descriptor base address
31~ 2
SAR
Start address of receive descriptor
0
R/W*
1, 0
RBND
must be 00, DW boundary
00
RO
R/W* = Before writing the receive process should be stopped.
CSR4(offset = 20h), TDB - Transmit descriptor base address
31~ 2
SAT
Start address of transmit descriptor
0
R/W*
1, 0
TBND
must be 00, DW boundary
00
RO
R/W* = Before writing the transmit process should be stopped.
CSR5(offset = 28h), SR - Status register
31~ 26
----
reserved
25~ 23
BET
Bus Error Type. This field is valid only when bit 13 of
CSR5(fatal bus error) is set. There is no interrupt generated by
this field.
000: parity error, 001: master abort, 010: target abort
011, 1xx: reserved
000
RO
Table 6. Control/Status register description
Bit #
Name
Descriptions
Default Val
RW Type



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com