数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STE10 数据表(PDF) 18 Page - STMicroelectronics

部件名 STE10
功能描述  PCI 10/100 ETHERNET CONTROLLER WITH INTEGRATED PHY 5V
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STE10 数据表(HTML) 18 Page - STMicroelectronics

Back Button STE10 Datasheet HTML 14Page - STMicroelectronics STE10 Datasheet HTML 15Page - STMicroelectronics STE10 Datasheet HTML 16Page - STMicroelectronics STE10 Datasheet HTML 17Page - STMicroelectronics STE10 Datasheet HTML 18Page - STMicroelectronics STE10 Datasheet HTML 19Page - STMicroelectronics STE10 Datasheet HTML 20Page - STMicroelectronics STE10 Datasheet HTML 21Page - STMicroelectronics STE10 Datasheet HTML 22Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 66 page
background image
STE10/100
18/66
22~ 20
TS
Transmit State. Reports the current transmission state only, no
interrupt will be generated.
000: stop
001: read descriptor
010: transmitting
011: FIFO fill, read the data from memory and put into FIFO
100: reserved
101: reserved
110: suspended, unavailable transmit descriptor or FIFO
overflow
111: write descriptor
000
RO
19~17
RS
Receive State. Reports current receive state only, no interrupt
will be generated.
000: stop
001: read descriptor
010: check this packet and pre-fetch next descriptor
011: wait for receiving data
100: suspended
101: write descriptor
110: flush the current FIFO
111: FIFO drain, move data from receiving FIFO into memory
000
RO
16
NISS
Normal Interrupt Status Summary. Set if any of the following
bits of CSR5 are asserted:
TCI, transmit completed interrupt (bit 0)
TDU, transmit descriptor unavailable (bit 2)
RCI, receive completed interrupt (bit 6)
0
RO/LH*
15
AISS
Abnormal Interrupt Status Summary. Set if any of the following
bits of CSR5 are asserted:
TPS, transmit process stopped (bit 1)
TJT, transmit jabber timer time-out (bit 3)
TUF, transmit under-flow (bit 5)
RDU, receive descriptor unavailable (bit 7)
RPS, receive process stopped (bit 8)
RWT, receive watchdog time-out (bit 9)
GPTT, general purpose timer time-out (bit 11)
FBE, fatal bus error (bit 13)
0
RO/LH*
14
----
reserved
13
FBE
Fatal Bus Error.
1: on occurrence of parity error, master abort, or target abort
(see bits 25~23 of CSR5). The STE10/100 will disable all bus
access. A software reset is required to recover from a parity
error.
0
RO/LH*
12
---
reserved
11
GPTT
General Purpose Timer Timeout, based on CSR11 timer
register
0
RO/LH*
10
---
reserved
9
RWT
Receive Watchdog Timeout, based on CSR15 watchdog timer
register
0
RO/LH*
8
RPS
Receive Process Stopped, receive state = stop
0
RO/LH*
Table 6. Control/Status register description
Bit #
Name
Descriptions
Default Val
RW Type



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com