数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STE10 数据表(PDF) 25 Page - STMicroelectronics

部件名 STE10
功能描述  PCI 10/100 ETHERNET CONTROLLER WITH INTEGRATED PHY 5V
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STE10 数据表(HTML) 25 Page - STMicroelectronics

Back Button STE10 Datasheet HTML 21Page - STMicroelectronics STE10 Datasheet HTML 22Page - STMicroelectronics STE10 Datasheet HTML 23Page - STMicroelectronics STE10 Datasheet HTML 24Page - STMicroelectronics STE10 Datasheet HTML 25Page - STMicroelectronics STE10 Datasheet HTML 26Page - STMicroelectronics STE10 Datasheet HTML 27Page - STMicroelectronics STE10 Datasheet HTML 28Page - STMicroelectronics STE10 Datasheet HTML 29Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 66 page
background image
25/66
STE10/100
Table 6. Control/Status register description
Bit #
Name
Descriptions
Default Val
RW Type
CSR15(offset = 78h), WTMR - Watchdog timer
31~6
---
Reserved
5
RWR
Receive Watchdog Release. The time (in bit-times) from
sensing dropped carrier to releasing watchdog timer.
0: 24 bit-times
1: 48 bit-times
0
R/W
4
RWD
Receive Watchdog Disable
0: If the received packet‘s length exceeds 2560 bytes, the
watchdog timer will expire.
1: disable the receive watchdog.
0
R/W
3
---
Reserved
2
JCLK
Jabber clock
0: cut off transmission after 2.6 ms (100Mbps) or 26 ms
(10Mbps).
1: cut off transmission after 2560 byte-time.
0
R/W
1
NJ
Non-Jabber
0: if jabber expires, re-enable transmit function after 42 ms
(100Mbps) or 420ms (10Mbps).
1: immediately re-enable the transmit function after jabber
expires.
0
R/W
0
JBD
Jabber disable
1: disable transmit jabber function
0
R/W
CSR16(offset = 80h), ACSR5 - Assistant CSR5(Status register 2)
31
TEIS
Transmit Early Interrupt status
Transmit early interrupt status is set to 1 when TEIE (bit 31 of
CSR17 set) is enabled and the transmitted packet is moved
from descriptors to the TX-FIFO buffer. This bit is cleared by
writing a 1.
0
RO/LH*
30
REIS
Receive Early Interrupt Status.
Receive early interrupt status is set to 1 when REIE (CSR17
bit 30) is enabled and the received packet has filled up its first
receive descriptor. This bit is cleared by writing a 1.
0
RO/LH*
29
XIS
Transceiver (XCVR) Interrupt Status. Formed by the logical
OR of XR8 bits 6~0.
0
RO/LH*
28
TDIS
Transmit Deferred Interrupt Status.
0
RO/LH*
27
---
Reserved
26
PFR
PAUSE Frame Received Interrupt Status
1: indicates receipt of a PAUSE frame while the PAUSE
function is enabled.
0
RO/LH*
25~ 23
BET
Bus Error Type. This field is valid only when FBE (CSR5 bit
13, fatal bus error) is set. There is no interrupt generated by
this field.
000: parity error, 001: master abort, 010: target abort
011, 1xx: reserved
000
RO



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com