数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STE10 数据表(PDF) 19 Page - STMicroelectronics

部件名 STE10
功能描述  PCI 10/100 ETHERNET CONTROLLER WITH INTEGRATED PHY 5V
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STE10 数据表(HTML) 19 Page - STMicroelectronics

Back Button STE10 Datasheet HTML 15Page - STMicroelectronics STE10 Datasheet HTML 16Page - STMicroelectronics STE10 Datasheet HTML 17Page - STMicroelectronics STE10 Datasheet HTML 18Page - STMicroelectronics STE10 Datasheet HTML 19Page - STMicroelectronics STE10 Datasheet HTML 20Page - STMicroelectronics STE10 Datasheet HTML 21Page - STMicroelectronics STE10 Datasheet HTML 22Page - STMicroelectronics STE10 Datasheet HTML 23Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 66 page
background image
19/66
STE10/100
7
RDU
Receive Descriptor Unavailable
1: when the next receive descriptor can not be obtained by the
STE10/100. The receive process is suspended in this
situation. To restart the receive process, the ownership bit of
the next receive descriptor should be set to STE10/100 and a
receive poll demand command should be issued (if the receive
poll demand is not issued, the receive process will resume
when a new recognized frame is received).
0
RO/LH*
6
RCI
Receive Completed Interrupt
1: when a frame reception is completed.
0
RO/LH*
5
TUF
Transmit Under-Flow
1: when an under-flow condition occurs in the transmit FIFO
during transmitting. The transmit process will enter the
suspended state and report the under-flow errror on bit 1 of
TDES0.
0
RO/LH*
4
---
Reserved
3
TJT
Transmit Jabber Timer Time-out
1: when the transmit jabber timer expires. The transmit
processor will enter the stop state and TO (bit 14 of TDES0,
transmit jabber time-out flag) will be asserted.
0
RO/LH*
2
TDU
Transmit Descriptor Unavailable
1: when the next transmit descriptor can not be obtained by
the STE10/100. The transmission process is suspended in this
situation. To restart the transmission process, the ownership
bit of the next transmit descriptor should be set to STE10/100
and, if the transmit automatic polling is not enabled, a transmit
poll demand command should then be issued.
0
RO/LH*
1
TPS
Transmit Process Stopped.
1: while transmit state = stop
0
RO/LH*
0
TCI
Transmit Completed Interrupt.
1: set when a frame transmission completes with IC (bit 31 of
TDES1) asserted in the first transmit descriptor of the frame.
0
RO/LH*
LH = High Latching and cleared by writing 1.
CSR6(offset = 30h), NAR - Network access register
31~22
---
reserved
21
SF
Store and forward for transmit
0: disable
1: enable, ignore the transmit threshold setting
0
R/W*
20
---
reserved
19
SQE
SQE Disable
0: enable SQE function for 10BASE-T operation. The STE10/
100 provides SQE test function for 10BASE-T half duplex
operation.
1: disable SQE function.
1
R/W*
18~16
-----
reserved
Table 6. Control/Status register description
Bit #
Name
Descriptions
Default Val
RW Type



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com