| 数据搜索系统,热门电子元器件搜索 |
|
STE10 数据表(PDF) 29 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STE10 数据表(HTML) 29 Page - STMicroelectronics |
|
29 / 66 page ![]() 29/66 STE10/100 8 PME_En PME_En. When set, enables the STE10/100 to assert PME#. When cleared, disables the PME# assertion. 0RO 7~2 --- reserved. 000000b RO 1,0 PWRS PowerState, This two-bit field is used both to determine the current power state of the STE10/100 and to set the STE10/ 100 into a new power state. The definition of this field is given below. 00b - D0 01b - D1 10b - D2 11b - D3hot If software attempts to write an unsupported state to this field, the write operation will complete normally on the bus, but the data is discarded and no state change occurs. 00b RO CSR23(offset = 9ch) - TXBR, transmit burst count / time-out 31~21 --- reserved 20~16 TBCNT Transmit Burst Count Specifies the number of consecutive successful transmit burst writes to complete before the transmit completed interrupt will be generated. 0 R/W 11~0 TTO Transmit Time-Out = (deferred time + back-off time). When TDIE (ACSR7 bit 28) is set, the timer is decreased in increments of 2.56us (@100M) or 25.6us (@10M). If the timer expires before another packet transmit begins, then the TDIE interrupt will be generated. 0 R/W CSR24(offset = a0h) - FROM, Flash ROM(also the boot ROM) port 31 bra16_on This bit is only valid when 4 LEDmode_on (CSR18 bit 23) is set. In this case, when bra16_on is set, pin 87 functions as brA16; otherwise it functions as LED pin – fd/col. 1 R/W 30~28 --- reserved 27 REN Read Enable. Clear if read data is ready in DATA, bit7-0 of FROM. 0 R/W 26 WEN Write Enable. Cleared if write completed. 0 R/W 25 --- reserved 24~8 ADDR Flash ROM address 0 R/W 7~0 DATA Read/Write data of flash ROM 0 R/W CSR25(offset = a4h) - PAR0, physical address register 0, automatically recalled from EEPROM 31~24 PAB3 physical address byte 3 From EEPROM R/W 23~16 PAB2 physical address byte 2 From EEPROM R/W 15~8 PAB1 physical address byte 1 From EEPROM R/W Table 6. Control/Status register description Bit # Name Descriptions Default Val RW Type |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |