| 数据搜索系统,热门电子元器件搜索 |
|
STE10 数据表(PDF) 30 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STE10 数据表(HTML) 30 Page - STMicroelectronics |
|
30 / 66 page ![]() STE10/100 30/66 7~0 PAB0 physical address byte 0 From EEPROM R/W CSR26(offset = a8h) - PAR1, physical address register 1, automatically recalled from EEPROM 31~24 --- reserved 23~16 --- reserved 15~8 PAB5 physical address byte 5 From EEPROM R/W 7~0 PAB4 physical address byte 4 From EEPROM R/W For example, physical address = 00-00-e8-11-22-33 PAR0= 11 e8 00 00 PAR1= XX XX 33 22 PAR0 and PAR1 are readable, but can be written only if the receive state is in stopped (CSR5 bits 19-17=000). CSR27(offset = ach) - MAR0, multicast address register 0 31~24 MAB3 multicast address byte 3 (hash table 31:24) 00h R/W 23~16 MAB2 multicast address byte 2 (hash table 23:16) 00h R/W 15~8 MAB1 multicast address byte 1 (hash table 15:8) 00h R/W 7~0 MAB0 multicast address byte 0 (hash table 7:0) 00h R/W CSR28(offset = b0h) - MAR1, multicast address register 1 31~24 MAB7 multicast address byte 7 (hash table 63:56) 00h R/W 23~16 MAB6 multicast address byte 6 (hash table 55:48) 00h R/W 15~8 MAB5 multicast address byte 5 (hash table 47:40) 00h R/W 7~0 MAB4 multicast address byte 4 (hash table 39:32) 00h R/W MAR0 and MAR1 are readable, but can be written only if the receive state is in stopped(CSR5 bit19-17=000). Table 6. Control/Status register description Bit # Name Descriptions Default Val RW Type |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |