数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

R8C/2G 数据表(PDF) 122 Page - Renesas Technology Corp

部件名 R8C/2G
功能描述  RENESAS MCU R8C FAMILY / R8C/2x SERIES
PDF  344 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

R8C/2G 数据表(HTML) 122 Page - Renesas Technology Corp

Back Button R8C/2G Datasheet HTML 118Page - Renesas Technology Corp R8C/2G Datasheet HTML 119Page - Renesas Technology Corp R8C/2G Datasheet HTML 120Page - Renesas Technology Corp R8C/2G Datasheet HTML 121Page - Renesas Technology Corp R8C/2G Datasheet HTML 122Page - Renesas Technology Corp R8C/2G Datasheet HTML 123Page - Renesas Technology Corp R8C/2G Datasheet HTML 124Page - Renesas Technology Corp R8C/2G Datasheet HTML 125Page - Renesas Technology Corp R8C/2G Datasheet HTML 126Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 122 / 344 page
background image
R8C/2G Group
11. Clock Generation Circuit
Rev.1.00
Apr 04, 2008
Page 102 of 318
REJ09B0387-0100
Figure 11.11 shows the Time from Wait Mode to Interrupt Routine Execution.
When using a peripheral function interrupt to exit wait mode, set up the following before executing the WAIT
instruction.
(1) Set the interrupt priority level in bits ILVL2 to ILVL0 in the interrupt control registers of the peripheral
function interrupts to be used for exiting wait mode. Set bits ILVL2 to ILVL0 of the peripheral function
interrupts that are not to be used for exiting wait mode to 000b (interrupt disabled).
(2) Set the I flag to 1.
(3) Operate the peripheral function to be used for exiting wait mode.
When exiting by a peripheral function interrupt, the time (number of cycles) between interrupt request
generation and interrupt routine execution is determined by the settings of the FMSTP bit in the FMR0 register,
as described in Figure 11.11.
The CPU clock, when exiting wait mode by a peripheral function interrupt, is the same clock as the CPU clock
when the WAIT instruction is executed.
Figure 11.11
Time from Wait Mode to Interrupt Routine Execution
Wait mode
Flash memory
activation sequence
T1
CPU clock restart sequence
T2
Interrupt sequence
T3
Interrupt request generated
Time for Interrupt
Sequence (T3)
Remarks
Time until Flash Memory
is Activated (T1)
Time until CPU Clock
is Supplied (T2)
Period of CPU clock
× 20 cycles
Same as above
Following total
time is the time
from wait mode
until an interrupt
routine is
executed.
Period of system clock
× 12 cycles + 30 µs (max.)
Period of system clock
× 12 cycles
Period of CPU clock
× 6 cycles
Same as above
FMSTP Bit
FMR0 Register
0
(flash memory operates)
1
(flash memory stops)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com