R8CSLASH2G datasheet(258/344 Pages) RENESAS

258 / 344 page

R8C/2G Group

19. Hardware LIN

Rev.1.00

Apr 04, 2008

Page 238 of 318

REJ09B0387-0100

Figure 19.9

Example of Header Field Reception Flowchart (2)

Timer RA Set to start a pulse width measurement

TSTART bit in the TRACR register

← 1

Timer RA Read the count status flag

TCSTF flag in the TRACR register

Hardware LIN Set to start Synch Break detection

LSTART bit in the LINCR register

← 1

Hardware LIN Read the RXD0 input status flag

RXDSF flag in the LINCR register

TCSTF = 1 ?

YES

RXDSF = 1 ?

YES

Hardware LIN Clear the status flags

(Bus collision detection, Synch Break

detection, Synch Field measurement)

Bits B2CLR, B1CLR, B0CLR in the LINST

← 1

Hardware LIN Read the Synch Break detection flag

SBDCT flag in the LINST register

SBDCT = 1 ?

YES

Timer RA waits until the timer starts

counting.

Hardware LIN detects a Synch Break.

The interrupt of the timer RA may be

used.

When Synch Break is detected, timer

RA is reloaded with the initially set count

value.

Even if the duration of the input “L” level

is shorter than the set period, timer RA

is reloaded with the initially set count

value and waits until the next “L” level is

input.

One to two cycles of the CPU clock are

required after Synch Break detection

before the SBDCT flag is set to 1.

When the SBE bit in the LINCR register

is set to 0 (unmasked after Synch Break

is detected), timer RA can be used in

timer mode after the SBDCT flag in the

LINST register is set to 1 and the

RXDSF flag is set to 0.

Hardware LIN waits until the RXD0

input for UART0 is masked.

Do not apply “L” level to the RXD pin

until the RXDSF flag reads 1 after

writing 1 to the LSTART bit. This is

because the signal applied during this

time is input directly to UART0.

One to two cycles of the CPU clock and

zero to one cycle of the timer RA count

source are required after the LSTART

bit is set to 1 before the RXDSF flag is

set to 1. After this, input to timer RA and

UART0 is enabled.

Zero to one cycle of the timer RA count

source is required after timer RA starts

counting before the TCSTF flag is set to

R8C/2G 数据表(PDF) 258 Page - Renesas Technology Corp

R8C/2G 数据表(HTML) 258 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载