数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

R8C/2G 数据表(PDF) 272 Page - Renesas Technology Corp

部件名 R8C/2G
功能描述  RENESAS MCU R8C FAMILY / R8C/2x SERIES
PDF  344 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

R8C/2G 数据表(HTML) 272 Page - Renesas Technology Corp

Back Button R8C/2G Datasheet HTML 268Page - Renesas Technology Corp R8C/2G Datasheet HTML 269Page - Renesas Technology Corp R8C/2G Datasheet HTML 270Page - Renesas Technology Corp R8C/2G Datasheet HTML 271Page - Renesas Technology Corp R8C/2G Datasheet HTML 272Page - Renesas Technology Corp R8C/2G Datasheet HTML 273Page - Renesas Technology Corp R8C/2G Datasheet HTML 274Page - Renesas Technology Corp R8C/2G Datasheet HTML 275Page - Renesas Technology Corp R8C/2G Datasheet HTML 276Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 272 / 344 page
background image
R8C/2G Group
20. Flash Memory
Rev.1.00
Apr 04, 2008
Page 252 of 318
REJ09B0387-0100
20.4.1.2
FMR1 Register (FMR1)
Figure 20.4 shows the FMR1 Register.
Figure 20.4
FMR1 Register
• FMR11 Bit
Setting this bit to 1 (EW1 mode) places the MCU in EW1 mode.
• FMR15 Bit
When the FMR02 bit is set to 1 (rewrite enabled) and the FMR15 bit is set to 0 (rewrite enabled), block 0
accepts program and block erase commands.
• FMR16 Bit
When the FMR02 bit is set to 1 (rewrite enabled) and the FMR16 bit is set to 0 (rewrite enabled), block 1
accepts program and block erase commands.
Flash Memory Control Register 1
Symbol
Address
After Reset
FMR1
01B5h
1000000Xb
Bit Symbol
Bit Name
Function
RW
NOTES:
1.
2.
3.
b3 b2
Set to 0.
0
b1 b0
FMR11
—
(b4-b2)
10
b7 b6 b5 b4
RW
FMR15
—
(b0)
Reserved bits
When read, the content is undefined.
EW1 mode select bit(1, 2)
0 : EW0 mode
1 : EW1 mode
Block 0 rew rite disable bit(2,3)
0 : Enables rew rite
1 : Disables rew rite
While the FMR01 bit is set to 1 (CPU rew rite mode enabled), bits FMR15 and FMR16 can be w ritten to.
To set this bit to 0, set it to 0 immediately after setting it first to 1.
To set this bit to 1, set it to 1.
—
(b7)
0
RW
RW
RW
RO
RW
Reserved bit
0 : Enables rew rite
1 : Disables rew rite
FMR16
Block 1 rew rite disable bit(2,3)
To set this bit to 1, set it to 1 immediately after setting it first to 0 w hile the FMR01 bit is set to 1 (CPU rew rite mode
enable). Do not generate an interrupt betw een setting the bit to 0 and setting it to 1.
This bit is set to 0 by setting the FMR01 bit in the FMR0 register to 0 (CPU rew rite mode disabled).
Reserved bit
Set to 1.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com