数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

R8C/2G 数据表(PDF) 269 Page - Renesas Technology Corp

部件名 R8C/2G
功能描述  RENESAS MCU R8C FAMILY / R8C/2x SERIES
PDF  344 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

R8C/2G 数据表(HTML) 269 Page - Renesas Technology Corp

Back Button R8C/2G Datasheet HTML 265Page - Renesas Technology Corp R8C/2G Datasheet HTML 266Page - Renesas Technology Corp R8C/2G Datasheet HTML 267Page - Renesas Technology Corp R8C/2G Datasheet HTML 268Page - Renesas Technology Corp R8C/2G Datasheet HTML 269Page - Renesas Technology Corp R8C/2G Datasheet HTML 270Page - Renesas Technology Corp R8C/2G Datasheet HTML 271Page - Renesas Technology Corp R8C/2G Datasheet HTML 272Page - Renesas Technology Corp R8C/2G Datasheet HTML 273Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 269 / 344 page
background image
R8C/2G Group
20. Flash Memory
Rev.1.00
Apr 04, 2008
Page 249 of 318
REJ09B0387-0100
20.4.1
Register Description
The registers used in CPU rewrite mode are described.
20.4.1.1
FMR0 Register (FMR0)
Figure 20.3 shows the FMR0 Register.
Figure 20.3
FMR0 Register
Flash Memory Control Register 0
Symbol
Address
After Reset
FMR0
01B7h
00000001b
Bit Symbol
Bit Name
Function
RW
RY/BY
____
status flag
NOTES:
1.
2.
3.
4.
5.
6. When setting the FMR01 bit to 0 (CPU rew rite mode disabled), the FMR02 bit is set to 0 (disables rew rite).
FMR07
b3 b2 b1 b0
0 : Disables rew rite
1 : Enables rew rite
Flash memory stop bit(3, 5)
0 : Enables flash memory operation
1 : Stops flash memory
(enters low -pow er consumption state
and flash memory is reset)
FMR01
Blocks 0, 1 rew rite enable bit(2, 6)
0 : Busy (w riting or erasing in progress)
1 : Ready
CPU rew rite mode select bit(1)
0 : CPU rew rite mode disabled
1 : CPU rew rite mode enabled
00
b7 b6 b5 b4
Reserved bits
Set to 0.
RW
FMR02
RW
RW
—
(b5-b4)
FMR00
FMSTP
RW
RO
RO
RO
This bit is set to 0 by executing the clear status command.
This bit is enabled w hen the FMR01 bit is set to 1 (CPU rew rite mode). When the FMR01 bit is set to 0, w riting 1 to the
FMSTP bit causes the FMSTP bit to be set to 1. The flash memory does not enter low -pow er consumption state nor is
it reset.
FMR06
To set this bit to 1, set it to 1 immediately after setting it first to 0. Do not generate an interrupt betw een setting the bit
to 0 and setting it to 1. Enter read array mode and set this bit to 0.
Set this bit to 1 immediately after setting it first to 0 w hile the FMR01 bit is set to 1.
Do not generate an interrupt betw een setting the bit to 0 and setting it to 1.
Set this bit by a program located in a space other than the flash memory.
Program status flag(4)
0 : Completed successfully
1 : Terminated by error
Erase status flag(4)
0 : Completed successfully
1 : Terminated by error



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com