数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS42324 数据表(PDF) 48 Page - Cirrus Logic

部件名 CS42324
功能描述  10-In, 6-Out, 2 Vrms Audio CODEC
PDF  71 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS42324 数据表(HTML) 48 Page - Cirrus Logic

Back Button CS42324 Datasheet HTML 44Page - Cirrus Logic CS42324 Datasheet HTML 45Page - Cirrus Logic CS42324 Datasheet HTML 46Page - Cirrus Logic CS42324 Datasheet HTML 47Page - Cirrus Logic CS42324 Datasheet HTML 48Page - Cirrus Logic CS42324 Datasheet HTML 49Page - Cirrus Logic CS42324 Datasheet HTML 50Page - Cirrus Logic CS42324 Datasheet HTML 51Page - Cirrus Logic CS42324 Datasheet HTML 52Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 71 page
background image
48
DS721A6
CS42324
6.3.2
INT Pin High/Low Active (INT_H/L)
When this bit is set, the INT pin will function as an active high CMOS driver. When this bit is cleared, the
INT pin will function as an active low open drain driver and will require an external pull-up resistor for prop-
er operation.
6.3.3
Freeze
This function allows modifications to be made to certain bits without the changes taking effect until the
Freeze bit is disabled. To make multiple changes to these bits take effect simultaneously, set the Freeze
bit, make all changes, then clear the Freeze bit. The bits affected by the Freeze function are listed in
Table 10.
6.3.4
Tri-State SDOUT
When this bit is set, SDOUT will be placed in a high-impedance state.
6.3.5
Tri-State Serial Port 1
When enabled, and the device is configured as a master, then SCLK1 and LRCK1 of Serial Port 1 (SP1)
will be placed in a high-impedance output state. If Serial Port 1 is configured as a slave, SCLK1 and
LRCK1 will remain as inputs.
INT_H/L
INT Pin Polarity
0
Active low, open drain driver
1
Active high, CMOS driver
FREEZE
FREEZE Status
0
Changes to registers take effect immediately
1
Changes to registers are held until FREEZE is released
Name
Register
Bit(s)
Mute Control
01h
7:0
ADC Ch A Vol. Control
0Fh
7:0
ADC Ch B Vol. Control
10h
7:0
DAC1 Ch A Vol. Control
11h
7:0
DAC1 Ch B Vol. Control
12h
7:0
DAC2 Ch A Vol. Control
13h
7:0
DAC2 Ch B Vol. Control
14h
7:0
Table 10. Freeze-able Bits
TRI-SDOUT
SDOUT state
0
Output
1
High-impedance
TRI-SP1
SCLK1 and LRCK1 State
0
SCLK1 and LRCK1 operate as inputs if Serial Port 1 is configured as a slave; SCLK1 and LRCK1
operate as outputs if Serial Port 1 is configured as a master
1
SCLK1 and LRCK1 operate as inputs if Serial Port 1 is configured as a slave; SCLK1 and LRCK1
become high-impedance outputs if Serial Port 1 is configured as a master



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com