数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS42324 数据表(PDF) 31 Page - Cirrus Logic

部件名 CS42324
功能描述  10-In, 6-Out, 2 Vrms Audio CODEC
PDF  71 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS42324 数据表(HTML) 31 Page - Cirrus Logic

Back Button CS42324 Datasheet HTML 27Page - Cirrus Logic CS42324 Datasheet HTML 28Page - Cirrus Logic CS42324 Datasheet HTML 29Page - Cirrus Logic CS42324 Datasheet HTML 30Page - Cirrus Logic CS42324 Datasheet HTML 31Page - Cirrus Logic CS42324 Datasheet HTML 32Page - Cirrus Logic CS42324 Datasheet HTML 33Page - Cirrus Logic CS42324 Datasheet HTML 34Page - Cirrus Logic CS42324 Datasheet HTML 35Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 71 page
background image
DS721A6
31
CS42324
4.2.3
ADC, DAC1, and DAC2 clock selection
The ADC, DAC1, and DAC2 can be independently set to use either of the two serial ports as a clock
source. Each also has control over which MCLK to use. This allows for full flexibility in configuration of the
converter. Master/Slave control is achieved at the serial port level (See Figure 9 on page 29); the internal
converters discussed here are always slave.
Each converter has a bit in the registers (xxx_SP, where xxx = ADC, DAC1, or DAC2) which allows se-
lection of the SCLK/LRCK pair used for the converter. The xxx_MCLK bits select which MCLK source to
use for the converter. If the serial port selected for use is in master mode, this selection must be the same
as the MCLK_SPx for the serial port which is in use. In Slave mode the MCLK selected must be synchro-
nous to the LRCK/SCLK selected by xxx_SP.
4.2.4
High-Impedance Digital Output
Each serial port may be placed on a clock/data bus that allows multiple masters, without the need for ex-
ternal buffers. The 3ST_SP1, 3ST_SP2 and 3ST_SDOUT bits place the internal buffers for the serial port
signals in a high-impedance state, allowing another device to transmit clocks or data without bus conten-
tion.
ADC
Internal-LRCK1
Internal-SCLK1
0
1
ADC_MCLK
Internal-MCLK1
Internal-MCLK2
0
1
0
1
ADC_SP
Internal-LRCK2
Internal-SCLK2
SDOUT
ADC_DIF[2:0]
DAC1
0
1
DAC1_MCLK
Internal-MCLK1
Internal-MCLK2
0
1
0
1
DAC1_SP
SDIN1
DAC1_DIF[2:0]
DAC2
0
1
DAC2_MCLK
Internal-MCLK1
Internal-MCLK2
0
1
0
1
DAC2_SP
SDIN2
DAC2_DIF[2:0]
Internal-LRCK1
Internal-SCLK1
Internal-LRCK2
Internal-SCLK2
Internal-LRCK1
Internal-SCLK1
Internal-LRCK2
Internal-SCLK2
Figure 11. Converter Clocking
CS42324
Transm itting Device #1
Transm itting Device #2
Receiving Device
3ST_SPx
SDOUT
SCLKx/LRCKx
3ST_SDO UT
Figure 12. Tri-State Serial Port



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com