CS42324 datasheet(28/71 Pages) CIRRUS

28 / 71 page

DS721A6

CS42324

4. APPLICATIONS

4.1

System Clocking

The CS42324 will operate at sampling frequencies from 4 kHz to 108 kHz. This range is divided into two

speed modes as shown in Table 2.

The CS42324 has two serial ports which can operate synchronously or asynchronously. Serial Port 1

(SP1) consists of the SCLK1 and LRCK1 signals. Serial Port 2 (SP2) consists of the SCLK2 and LRCK2

signals. The serial audio output, SDOUT, and serial audio inputs, SDIN1 and SDIN2, can be independent-

ly assigned to either of the two serial ports for ease of clocking. Each serial port may be independently

placed into Single- or Double-Speed Mode. The serial ports may also be independently placed into Master

or Slave Mode.

4.1.1

Master Clock

In both Synchronous and Asynchronous Modes, MCLKx (MCLK1 and/or MCLK2) and the corresponding

LRCKx must maintain an integer ratio. Some common ratios are shown in Tables 3 and 4. The LRCKx

frequency is equal to Fs, the frequency at which audio samples for each channel are clocked into or out

of the device. The SP1_SPEED and SP2_SPEED bits and the MCLKx FREQ bits configure the device to

generate the proper clocks in Master Mode and receive the proper clocks in Slave Mode when auto detect

mode is disabled. Tables 3 and 4 illustrate several standard audio sample rates and the required MCLKx

and LRCKx frequencies.

Speed Mode

Master Mode Sampling

Frequency

Slave Mode

Sampling Frequency

Single-Speed

4-54 kHz

Double-Speed

50-108 kHz

Table 2. Speed Modes

Mode

LRCKx

(kHz)

MCLKx (MHz)

128x

192x

256x

384x

512x

768x

SINGLE SPEED

MODE (SSM)

8.1920

12.2880

16.3840

24.5760

44.1

11.2896

16.9344

22.5792

33.8680

12.2880

18.4320

24.5760

36.8640

MCLKx FREQ [1:0]

000110

MDIV pin

Table 3. Single-Speed Mode Common Clock Frequencies

Mode

LRCKx

(kHz)

MCLKx (MHz)

128x

192x

256x

384x

512x

768x

DOUBLE SPEED

MODE (DSM)

8.1920

12.2880

16.3840

24.5760

88.2

11.2896

16.9344

22.5792

33.8680

12.2880

18.4320

24.5760

36.8640

MCLKx FREQ [1:0]

000110

MDIV pin

Table 4. Double-Speed Mode Common Clock Frequencies

CS42324 数据表(PDF) 28 Page - Cirrus Logic

CS42324 数据表(HTML) 28 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

数据表下载

链接网址

CS42324 数据表(PDF) 28 Page - Cirrus Logic

CS42324 数据表(HTML) 28 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

数据表 下载

链接网址

数据表下载