数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS42324 数据表(PDF) 35 Page - Cirrus Logic

部件名 CS42324
功能描述  10-In, 6-Out, 2 Vrms Audio CODEC
PDF  71 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS42324 数据表(HTML) 35 Page - Cirrus Logic

Back Button CS42324 Datasheet HTML 31Page - Cirrus Logic CS42324 Datasheet HTML 32Page - Cirrus Logic CS42324 Datasheet HTML 33Page - Cirrus Logic CS42324 Datasheet HTML 34Page - Cirrus Logic CS42324 Datasheet HTML 35Page - Cirrus Logic CS42324 Datasheet HTML 36Page - Cirrus Logic CS42324 Datasheet HTML 37Page - Cirrus Logic CS42324 Datasheet HTML 38Page - Cirrus Logic CS42324 Datasheet HTML 39Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 71 page
background image
DS721A6
35
CS42324
4.4.3
De-Emphasis Filter
The CS42324 includes on-chip digital de-emphasis optimized for a sample rate of 44.1 kHz. The filter re-
sponse is shown in Figure 17. The frequency response of the de-emphasis curve will scale proportionally
with changes in sample rate, Fs.
The de-emphasis feature is included to accommodate audio recordings that utilize 50/15
μs pre-emphasis
equalization as a means of noise reduction. De-emphasis is only available in Single-Speed Mode
4.4.4
Internal Digital Loopback
The CS42324 supports an internal digital loopback mode in which the ADC’s output data can be internally
routed to either of the DAC inputs. This mode may be activated by setting the DACx_LOOP_BACK bit in
“DAC1 Control (Address 0Bh)” on page 53 and “DAC2 Control (Address 0Ch)” on page 55. During this
mode, the ADC and DAC will need to operate at the same synchronous sample rate. When the
DACx_LOOP_BACK bit is set, the respective DACx_DIF[2:0] bits must be set to the same value as the
ADC_DIF[2:0] register.
During loop back mode, the ADC data will continue to be present on the SDOUT pin in the format selected
by the ADC_DIF[2:0] bits.
4.4.5
DAC Description
The CS42324 uses a switched current architecture followed by on chip current to voltage conversion and
continuous time low-pass filter. The digital interpolator response is shown in the “DAC Digital Filter Re-
sponse Plots” on page 67. The recommended external analog circuitry is shown in the “Typical Connec-
tion Diagrams” on page 26.
The CS42324 DAC does not include phase or amplitude compensation for an external filter. Therefore,
the DAC system phase and amplitude response will be dependent on the external analog circuitry.
Gain
dB
-10dB
0dB
Frequency
T2 = 15 µs
T1=50 µs
F1
F2
3.183 kHz
10.61 kHz
Figure 17. De-Emphasis Curve



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com