数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS42324 数据表(PDF) 52 Page - Cirrus Logic

部件名 CS42324
功能描述  10-In, 6-Out, 2 Vrms Audio CODEC
PDF  71 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS42324 数据表(HTML) 52 Page - Cirrus Logic

Back Button CS42324 Datasheet HTML 48Page - Cirrus Logic CS42324 Datasheet HTML 49Page - Cirrus Logic CS42324 Datasheet HTML 50Page - Cirrus Logic CS42324 Datasheet HTML 51Page - Cirrus Logic CS42324 Datasheet HTML 52Page - Cirrus Logic CS42324 Datasheet HTML 53Page - Cirrus Logic CS42324 Datasheet HTML 54Page - Cirrus Logic CS42324 Datasheet HTML 55Page - Cirrus Logic CS42324 Datasheet HTML 56Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 71 page
background image
52
DS721A6
CS42324
6.8
DAC2 Clocking (Address 08h)
6.8.1
DAC2 MCLK Source
This bit selects which MCLK pin provides the clock for DAC2.
6.8.2
DAC2 Serial Port Source
This bit selects which serial port provides the sub clocks for the DAC2.
6.8.3
DAC2 Digital Interface Format (DAC2_DIF)
These bits configure the serial audio interface format for incoming digital audio data on SDIN2.
6.9
ADC Control (Address 0Ah)
6.9.1
ADC High-Pass Filter Freeze
The high-pass filter works by continuously subtracting a measure of the DC offset from the output of the
decimation filter. If the ADC_HPFRZ bit is taken high during normal operation, the current value of the DC
offset is frozen and this DC offset will continue to be subtracted from the conversion result. For DC mea-
surements, this bit must be set to ‘1’.
6.9.2
ADC Soft Ramp Control
Soft Ramp allows level changes, both muting and attenuation, to be implemented by incrementally ramp-
ing, in 1/8 dB steps, from the current level to the new level at a rate of 1 dB per 8 left/right clock periods.
76
543
21
0
Reserved
DAC2_MCLK
Reserved
DAC2_SP
Reserved
Reserved
DAC2_DIF1
DAC2_DIF0
DAC2_MCLK
DAC2 MCLK source
0
MCLK1
1MCLK2
DAC2_SP
DAC2 sub clock source
0
Serial Port 1 (SCLK1/LRCK1)
1
Serial Port 2 (SCLK2/LRCK2)
DAC2_DIF[1:0]
DAC2 Serial Audio Interface Format
00
Left-Justified, up to 24-bit data
01
I²S, up to 24-bit data
10
Right Justified, 16-bit data
11
Right Justified, 24-bit data
76
543
21
0
Reserved
ADC_HPFRZ
ADC_SOFT
Reserved
Reserved
AIN_SEL2
AIN_SEL1
AIN_SEL0
ADC_HPFRZ
ADC High-Pass Filter Freeze
0
Continuous DC Subtraction
1
Fixed DC Subtraction



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com