数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

CS42324 数据表(PDF) 59 Page - Cirrus Logic

部件名 CS42324
功能描述  10-In, 6-Out, 2 Vrms Audio CODEC
PDF  71 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS42324 数据表(HTML) 59 Page - Cirrus Logic

Back Button CS42324 Datasheet HTML 55Page - Cirrus Logic CS42324 Datasheet HTML 56Page - Cirrus Logic CS42324 Datasheet HTML 57Page - Cirrus Logic CS42324 Datasheet HTML 58Page - Cirrus Logic CS42324 Datasheet HTML 59Page - Cirrus Logic CS42324 Datasheet HTML 60Page - Cirrus Logic CS42324 Datasheet HTML 61Page - Cirrus Logic CS42324 Datasheet HTML 62Page - Cirrus Logic CS42324 Datasheet HTML 63Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 71 page
background image
DS721A6
59
CS42324
6.17
DAC2x Volume Control: DAC1A (Address 14h) & DAC1B (Address 15h)
The level for each channel of DAC2 output can be adjusted in 0.5 dB increments as dictated by the DAC2
Soft and Zero Cross bits (DAC2_SOFT & DAC2_ZC) from 0 to -127.5 dB. Levels are decoded in unsigned,
as shown in the table below.
6.18
Interrupt Mode (Address 16h)
The Interrupt Mode register contains four two-bit codes which correspond to either an Interrupt Status bit or
group of bits as shown below. There are three ways to set the INT pin active in accordance with the interrupt
condition. In the Rising-edge Active Mode, the INT pin becomes active on the arrival of the interrupt condi-
tion. In the Falling-edge Active Mode, the INT pin becomes active on the removal of the interrupt condition.
In Level Active Mode, the INT pin remains active during the interrupt condition .
6.19
Interrupt Mask (Address 17h)
These bits are mask bits for the corresponding bits in the “Interrupt Status (Address 18h) (Read Only)” reg-
ister on page 61.
7
6
5
432
10
DAC2x_VOL7 DAC2x_VOL6 DAC2x_VOL5 DAC2x_VOL4 DAC2x_VOL3 DAC2x_VOL2 DAC2x_VOL1 DAC2x_VOL0
Binary Code
Volume Setting
0000 0000
0 dB
0000 0001
-0.5 dB
0000 0010
-1.0 dB
···
···
1111 1111
-127.5 dB
7
6
5
432
10
SP2_
CLKERR1
SP2_
CLKERR0
SP1_
CLKERR1
SP1_
CLKERR0
DAC_AMUTE1 DAC_AMUTE0
ADC_
OVFLx1
ADC_
OVFLx0
Interrupt Mode
Associated Interrupt Status Bit(s)
SP2_CLKERR[1:0]
SP2_CLKERR
SP1_CLKERR[1:0]
SP1_CLKERR
DAC_AMUTE[1:0]
DAC2_AMUTEL, DAC2_AMUTER, DAC1_AMUTEL, DAC1_AMUTER
ADC_AVFLx[1:0]
ADC_OVFLP, ADC_OVFLN
Bit Settings
Interrupt Mode Setting
00
Rising-edge Active
01
Falling-edge Active
10
Level Active
11
Reserved
7
6
5
432
10
DAC2_
AMUTELM
DAC2_
AMUTERM
DAC1_
AMUTELM
DAC1_
AMUTERM
SP2_
CLKERRM
SP1_
CLKERRM
ADC_
OVFLPM
ADC_
OVFLNM
Bit Settings
Bit in Interrupt Register
0
Not Masked
1
Masked



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com