CS42324 datasheet(16/71 Pages) CIRRUS

16 / 71 page

DS721A6

CS42324

DAC COMBINED INTERPOLATION & ON-CHIP ANALOG FILTER RESPONSE

Notes: 5.

Response is clock-dependent and will scale with Fs. Note that the amplitude vs. frequency plots of this

data (Figures 31 to 42) have been normalized to Fs and can be de-normalized by multiplying the X-axis

scale by Fs.

For Single-Speed Mode, the measurement bandwidth is from StopBand to 3 Fs.

For Double-Speed Mode, the measurement bandwidth is from StopBand to 3 Fs.

De-emphasis is available only in Single-Speed Mode.

Parameter (Note 5)

Symbol

Min

Typ

Max

Unit

Single-Speed Mode

Passband (Note 6)

to -0.01 dB corner

to -3 dB corner

.454

.499

Frequency Response (10 Hz to 20 kHz)

-0.01

+0.01

StopBand

0.547

StopBand Attenuation

(Note 6)

102

Group Delay

tgd

9.4/Fs

De-emphasis Error (Note 7)

Fs = 44.1 kHz

+/-0.14

Double-Speed Mode

Passband (Note 6)

to -0.01 dB corner

to -3 dB corner

.43

.499

Frequency Response (10 Hz to 20 kHz)

-0.01

+0.01

StopBand

.583

StopBand Attenuation

(Note 6)

Group Delay

tgd

4.6/Fs

AOUTx

GND

3.3 µF

out

Figure 1. Equivalent Analog Output Load

Figure 2. Maximum Analog Output Loading

100

2.5

Safe Operating

Region

Resistive Load -- R

(kΩ)

125

CS42324 数据表(PDF) 16 Page - Cirrus Logic

CS42324 数据表(HTML) 16 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

数据表下载