CS42324 datasheet(11/71 Pages) CIRRUS

11 / 71 page

DS721A6

CS42324

MUTEC3

Mute Control 3 (Output) - Active-low mute output can drive external circuitry to eliminate the

clicks and pops associated with any single-rail output. This pin will become a high-impedance out-

put during power-down mode or when an invalid MCLK to LRCK ratio is detected.

VCMBUF

VCMBUF (Output) - Internally buffered VCMDAC

VCMDAC

DAC Common-Mode Voltage (Output) - Filter connections for the DAC internal quiescent refer-

ence voltage.

VA_H

16, 18 Analog High Voltage Power (Input) - Positive power for the internal output buffer section.

GNDH

Analog Ground (Input) - Ground reference for high-voltage section.

AOUT1A, AOUT1B

AOUT2A, AOUT2B

AOUT3A, AOUT3B

19, 20

21, 22

23, 24

DAC Analog Audio Outputs (Output) - The full-scale output level is specified in the DAC Analog

Characteristics specification table.

AIN5B, AIN5A

AIN4B, AIN4A

AIN3B, AIN3A

AIN2B, AIN2A

AIN1B, AIN1A

25, 26

27, 28

29, 30

31, 32

33, 34

Stereo Analog Inputs 1-5 (Input) - The full-scale input level is specified in the ADC Analog Char-

acteristics specification table.

RST

Reset (Input) - The device enters a low-power mode when this pin is driven low.

OVFL

ADC Overflow (Output) - Indicates an ADC overflow condition is present.

SDIN2

SDIN1

Serial Audio Data Input (Input) - Input for two’s complement serial audio data.

MCLK2

Master Clock 2 (Input) - Optional asynchronous clock source for the DAC’s delta-sigma modula-

tors.

LRCK2

Serial Port 2 Left/Right Clock (Input/Output) - Determines which channel, Left or Right, is cur-

rently active on the serial audio input data line.

SCLK2

Serial Port 2 Serial Bit Clock (Input/Output) - Serial bit clock for serial audio interface 2.

Digital Power (Input) - Positive power for the internal digital section.

GND

Digital Ground (Input) - Ground reference for the internal digital section.

Digital Interface Power (Input) - Determines the required signal level for the control and serial

port interfaces as shown in “I/O Power Rails” on page 12. Refer to the“Recommended Operating

Conditions” on page 13 for appropriate voltages

SDOUT

Serial Audio Data Output (Output) - Output for two’s complement serial audio data.

SCLK1

Serial Port 1 Serial Bit Clock (Input/Output) - Serial bit clock for serial audio interface 1.

LRCK1

Serial Port 1 Left Right/Clock (Input/Output) - Determines which channel, Left or Right, is cur-

rently active on the serial audio output data line.

MCLK1

Master Clock 1 (Input) - Clock source for the ADC’s delta-sigma modulators. By default, this sig-

nal also clocks the DAC’s delta-sigma modulators.

CS42324 数据表(PDF) 11 Page - Cirrus Logic

CS42324 数据表(HTML) 11 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

数据表下载