CS42324 datasheet(51/71 Pages) CIRRUS

51 / 71 page

DS721A6

CS42324

6.6.2

ADC Serial Port Source

This bit selects which serial port provides the sub clocks for the ADC.

6.6.3

ADC Digital Interface Format (ADC_DIF)

These bits configure the serial audio interface format for transmitting digital audio data on SDOUT

6.7

DAC1 Clocking (Address 07h)

6.7.1

DAC1 MCLK Source

This bit selects which MCLK pin provides the clock for DAC1.

6.7.2

DAC1 Serial Port Source

This bit selects which serial port provides the sub clocks for the DAC1.

6.7.3

DAC1 Digital Interface Format (DAC1_DIF)

These bits configure the serial audio interface format for incoming digital audio data on SDIN1.

ADC_SP

ADC sub clock source

Serial Port 1 (SCLK1/LRCK1)

Serial Port 2 (SCLK2/LRCK2)

ADC_DIF[1:0]

ADC Serial Audio Interface Format

Left-Justified, 24-bit data

I²S, 24-bit data

Reserved

432

Reserved

DAC1_MCLK

Reserved

DAC1_SP

Reserved

DAC1_DIF1

DAC1_DIF0

DAC1_MCLK

DAC1 MCLK source

MCLK1

1MCLK2

DAC1_SP

DAC1 sub clock source

Serial Port 1 (SCLK1/LRCK1)

Serial Port 2 (SCLK2/LRCK2)

DAC1_DIF[1:0]

DAC1 Serial Audio Interface Format

Left-Justified, up to 24-bit data

I²S, up to 24-bit data

Right Justified, 16-bit data

Right Justified, 24-bit data

CS42324 数据表(PDF) 51 Page - Cirrus Logic

CS42324 数据表(HTML) 51 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

数据表下载

链接网址

CS42324 数据表(PDF) 51 Page - Cirrus Logic

CS42324 数据表(HTML) 51 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

数据表 下载

链接网址

数据表下载