CS42324 datasheet(56/71 Pages) CIRRUS

56 / 71 page

DS721A6

CS42324

6.11.5

DAC2 Loop-Back

Loops ADC SDOUT, SCLK, and LRCK to DAC1 serial port pins.

6.11.6

DAC2 Invert Signal Polarity

When enabled, this bit will effect a 180 degree phase shift in the DAC2 channels.

6.11.7

DAC2 Channel Mixer

These bits implements mono mixes of the left and right channels as well as a left/right channel swap.

6.12

AOUT1 Control (Address 0Dh)

6.12.1

External Mute Control Pin

This bit controls the logic state of the corresponding MUTEC1 pin. Though this bit is active high, it should

be noted that the MUTEC1 pin is active low.

6.12.2

AOUT1 Select

These bits are used to select the analog output source.

DAC2_LOOP_

BACK

DAC2 Loop-Back

Off

DAC2_INV

DAC2 Invert Signal Polarity

Off

DAC2_MIX[1:0]

DAC2 OUTA

DAC2 OUTB

543

Reserved

MUTEC1

AOUT1_SEL2 AOUT1_SEL1 AOUT1_SEL0

MUTEC1

Output on MUTEC1 pin

High (Mute Disengaged)

Low (Mute Engaged)

AOUT1_SEL[2:0]

AOUT1 Source

000

Reserved

001

AIN Pair 1

010

AIN Pair 2

011

AIN Pair 3

100

AIN Pair 4

101

AIN Pair 5

110

DAC1 Output Pair

111

DAC2 Output Pair

-----------

CS42324 数据表(PDF) 56 Page - Cirrus Logic

CS42324 数据表(HTML) 56 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

数据表下载