数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

910GL 数据表(PDF) 176 Page - Intel Corporation

部件名 910GL
功能描述  Express Chipset
PDF  426 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  INTEL [Intel Corporation]
网页  http://www.intel.com
标志 INTEL - Intel Corporation

910GL 数据表(HTML) 176 Page - Intel Corporation

Back Button 910GL Datasheet HTML 172Page - Intel Corporation 910GL Datasheet HTML 173Page - Intel Corporation 910GL Datasheet HTML 174Page - Intel Corporation 910GL Datasheet HTML 175Page - Intel Corporation 910GL Datasheet HTML 176Page - Intel Corporation 910GL Datasheet HTML 177Page - Intel Corporation 910GL Datasheet HTML 178Page - Intel Corporation 910GL Datasheet HTML 179Page - Intel Corporation 910GL Datasheet HTML 180Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 176 / 426 page
background image
Integrated Graphics Device Registers (D2:F0)
(Intel® 82915G/82915GV/82915GL/ 82910GL GMCH Only)
R
176
Datasheet
9.1.3
PCICMD2—PCI Command (D2:F0)
PCI Device:
2
Address Offset:
04h
Default Value:
0000h
Access:
RO, R/W
Size:
16 bits
This 16-bit register provides basic control over the IGD’s ability to respond to PCI cycles. The
PCICMD Register in the IGD disables the IGD PCI compliant master accesses to main memory.
Bit
Access &
Default
Description
15:11
Reserved
10
R/W
0b
Interrupt Disable: This bit disables the device from asserting INTx#.
0 = Enable the assertion of this device’s INTx# signal.
1 = Disable the assertion of this device’s INTx# signal. DO_INTx messages will
not be sent to the DMI.
9
RO
0b
Fast Back-to-Back (FB2B): Not Implemented. Hardwired to 0.
8
RO
0b
SERR Enable (SERRE): Not Implemented. Hardwired to 0.
7
RO
0b
Address/Data Stepping Enable (ADSTEP): Not Implemented. Hardwired to 0.
6
RO
0b
Parity Error Enable (PERRE): Not Implemented. Hardwired to 0. Since the IGD
belongs to the category of devices that does not corrupt programs or data in
system memory or hard drives, the IGD ignores any parity error that it detects
and continues with normal operation.
5
RO
0b
Video Palette Snooping (VPS): This bit is hardwired to 0 to disable snooping.
4
RO
0b
Memory Write and Invalidate Enable (MWIE): Hardwired to 0. The IGD does
not support memory write and invalidate commands.
3
RO
0b
Special Cycle Enable (SCE): This bit is hardwired to 0. The IGD ignores Special
cycles.
2
R/W
0b
Bus Master Enable (BME):
0 = Disable IGD bus mastering.
1 = Enable the IGD to function as a PCI compliant master.
1
R/W
0b
Memory Access Enable (MAE): This bit controls the IGD’s response to memory
space accesses.
0 = Disable.
1 = Enable.
0
R/W
0 b
I/O Access Enable (IOAE): This bit controls the IGD’s response to I/O space
accesses.
0 = Disable.
1 = Enable.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com