 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
ADP1046ACPZ-R7 数据表(PDF) 5 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADP1046ACPZ-R7 数据表(HTML) 5 Page - Analog Devices |
|
|
5 / 96 page  Data Sheet ADP1046 Rev. 0 | Page 5 of 96 SPECIFICATIONS VDD = 3.0 V to 3.6 V, TA = −40°C to +125°C, unless otherwise noted. FSR = full-scale range. Table 1. Parameter Symbol Test Conditions/Comments Min Typ Max Unit SUPPLY Supply Voltage VDD 4.7 μF capacitor connected to AGND 3.0 3.3 3.6 V Supply Current IDD Normal operation (PSON is high or low) 20 mA During EEPROM programming (40 ms) IDD + 8 mA Shutdown (VDD below UVLO) 100 μA POWER-ON RESET Power-On Reset VDD rising 3.0 V UVLO VDD falling 2.75 2.85 2.97 V UVLO Hysteresis 40 mV OVLO 3.8 4.0 4.1 V OVLO Debounce When set to 2 μs 2.0 μs When set to 500 μs 500 μs VCORE PIN 0.33 μF capacitor connected to DGND Output Voltage TA = 25°C 2.4 2.5 2.7 V OSCILLATOR AND PLL PLL Frequency RES = 10 kΩ (±0.1%) 190 200 210 MHz OUTA, OUTB, OUTC, OUTD, OUTAUX, SR1, SR2, GATE PINS Output Low Voltage VOL Source current = 10 mA 0.4 V Output High Voltage VOH Source current = 10 mA VDD − 0.4 V Rise Time CLOAD = 50 pF 3.5 ns Fall Time CLOAD = 50 pF 1.5 ns VS1, VS2, VS3 LOW SPEED ADCs Input Voltage Range VIN Differential voltage from VS1, VS2 to PGND, and from VS3+ to VS3− 0 1 1.6 V Usable Input Voltage Range 0 1.4 V ADC Clock Frequency 1.56 MHz Register Update Rate 10 ms Voltage Sense Measurement Accuracy Factory trimmed at 1.0 V 0% to 100% of usable input voltage range −3.0 +3.0 % FSR −48 +48 mV 10% to 90% of usable input voltage range −2.0 +2.0 % FSR −32 +32 mV 900 mV to 1.1 V −1.0 +1.0 % FSR −16 +16 mV Temperature Coefficient 65 ppm/°C Leakage Current 1.0 μA Voltage Sense Measurement Resolution 12 Bits Common-Mode Voltage Offset −0.25 +0.25 % FSR Voltage Differential from VS3− to PGND −200 +200 mV VS1 Accurate OVP Speed Register 0x32[1:0] = 00; equivalent resolution is 7 bits 80 μs VS1 OVP Threshold Accuracy Relative to nominal voltage (1 V) on VS1 −2.0 +2.0 % FSR VS2 and VS3 OVP Speed Register 0x33[1:0] = 00; equivalent resolution is 7 bits 80 μs VS2 and VS3 OVP Threshold Accuracy Relative to nominal voltage (1 V) on VS2 and VS3 −2.0 +2.0 % FSR |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
