ADP1046ACPZ-R7 datasheet(62/96 Pages) AD

62 / 96 page

ADP1046

Data Sheet

Rev. 0 | Page 62 of 96

Bits

Bit Name

R/W

Description

[2:0]

Load line setting

R/W

These bits specify how much the output voltage decreases from nominal at full load. The amount

of output resistance introduced can be calculated as follows (these bits specify the value of N):

ROUT = 0.1 × VOUT_NOM × CS2 RSENSE/(CS2 Range × 2N).

For more information, see the Digital Load Line and Slew Rate section.

Bit 2

Bit 1

Bit 0

Impedance Setting

Setting 0

Setting 1

Setting 2

Setting 3

Setting 4

Setting 5

Setting 6

Setting 7

Table 55. Register 0x37—Fast OVP Comparator

Bits

Bit Name

R/W

Description

[7:6]

Fast OVP debounce

R/W

These bits set the fast OVP debounce time.

Bit 7

Bit 6

Debounce Time (μs)

Min

Typ

Max

0.64

0.96

1.28

1.92

2.24

2.56

7.98

8.32

[5:0]

Fast OVP threshold

R/W

These bits set the threshold for the fast OVP analog comparator. This threshold is programmable

from 0.8 V to 1.6 V. Setting this value to 0x00 corresponds to a 0.8 V threshold. Setting this value to

0x3F corresponds to a 1.6 V threshold. Each LSB increments the threshold by 12.5 mV. The fast OVP

threshold can be set using the following formula:

Fast_OVP_Threshold = (Bits[5:0] × 0.8 V/63) + 0.8 V

Table 56. Register 0x38—VS1 Trim

Bits

Bit Name

R/W

Description

Trim polarity

R/W

1 = negative gain is introduced.

0 = positive gain is introduced.

[6:0]

VS1 trim

R/W

These bits set the amount of gain trim that is applied to the VS1 ADC reading. This register trims the

voltage at the VS1 pin for external resistor tolerances. When there is 1 V on the VS1 pin, this register

is trimmed until the VS1 voltage value (Register 0x15[15:4]) reads 2560 (0xA00).

Table 57. Register 0x39—VS2 Trim

Bits

Bit Name

R/W

Description

Trim polarity

R/W

1 = negative gain is introduced.

0 = positive gain is introduced.

[6:0]

VS2 trim

R/W

These bits set the amount of gain trim that is applied to the VS2 ADC reading. This register trims the

voltage at the VS2 pin for external resistor tolerances. When there is 1 V on the VS2 pin, this register

is trimmed until the VS2 voltage value (Register 0x16[15:4]) reads 2560 (0xA00).

Table 58. Register 0x3A—VS3 Trim

Bits

Bit Name

R/W

Description

Trim polarity

R/W

1 = negative gain is introduced.

0 = positive gain is introduced.

[6:0]

VS3 trim

R/W

These bits set the amount of gain trim that is applied to the VS3 ADC reading. This register trims the

voltage at the VS3 pins for external resistor tolerances. When there is 1 V on each VS3 pin, this

trim must be performed before the load OVP and load UVP trims are performed.

ADP1046ACPZ-R7 数据表(PDF) 62 Page - Analog Devices

ADP1046ACPZ-R7 数据表(HTML) 62 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

数据表下载

链接网址

ADP1046ACPZ-R7 数据表(PDF) 62 Page - Analog Devices

ADP1046ACPZ-R7 数据表(HTML) 62 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

数据表 下载

链接网址

数据表下载