ADP1046ACPZ-R7 datasheet(55/96 Pages) AD

55 / 96 page

Data Sheet

ADP1046

Rev. 0 | Page 55 of 96

Table 32. Register 0x20—RTD Offset Trim (LSBs)

Bits

Bit Name

R/W

Description

[7:0]

RTD offset trim (LSBs)

R/W

These eight bits, together with Register 0x1C[0] (the MSB), set the amount of offset trim that

is applied to the RTD ADC reading.

CURRENT SENSE AND CURRENT LIMIT REGISTERS

Table 33. Register 0x21—CS1 Gain Trim

Bits

Bit Name

R/W

Description

Gain polarity

R/W

1 = negative gain is introduced.

0 = positive gain is introduced.

[6:0]

CS1 gain trim

R/W

This value calibrates the primary side current sense gain. See the CS1 Trim section for more

information.

Table 34. Register 0x22—CS1 Accurate OCP Limit

Bits

Bit Name

R/W

Description

[7:5]

CS1 fast OCP blanking

R/W

These bits determine the blanking time for CS1 before fast OCP is enabled. This time is

measured from the start of a switching cycle. If using OUTAUX, the time is synchronized

with the rising edge of OUTAUX.

Bit 7

Bit 6

Bit 5

Delay (ns)

120

200

400

600

800

[4:0]

CS1 accurate OCP

R/W

These bits set the CS1 accurate OCP threshold. The digital word that is output from the CS1 ADC

is compared with this threshold. If the CS1 ADC reading (Register 0x13) is greater than the OCP

threshold set by these bits, the CS1 accurate OCP flag is set. This value should be programmed

only after the CS1 trim has been performed. The range of these bits is from 0 to 31, that is,

0 V to 1.4 V in 43.75 mV steps. The following equation gives the CS1 accurate OCP threshold:

CS1_OCP_Threshold = (CS1_OCP_Limit × 1.4 V/32) + 16 × 1.4/212

Table 35. Register 0x23—CS2 Gain Trim

Bits

Bit Name

R/W

Description

[7:6]

Reserved

R/W

Reserved.

Gain polarity

R/W

1 = negative gain is introduced.

0 = positive gain is introduced.

[4:0]

CS2 gain trim

R/W

This register calibrates the secondary side (CS2) current sense gain. It calibrates for errors in

the sense resistor. See the CS2 Trim section for more information.

Table 36. Register 0x24—CS2 Analog Offset Trim

Bits

Bit Name

R/W

Description

Reserved

R/W

Reserved.

Offset polarity

R/W

1 = negative offset is introduced.

0 = positive offset is introduced.

[5:0]

CS2 offset trim

R/W

This register calibrates the secondary side (CS2) current sense common-mode error. It

calibrates for errors in the resistor divider network. See the CS2 Trim section for more

information.

ADP1046ACPZ-R7 数据表(PDF) 55 Page - Analog Devices

ADP1046ACPZ-R7 数据表(HTML) 55 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

数据表下载

链接网址

ADP1046ACPZ-R7 数据表(PDF) 55 Page - Analog Devices

ADP1046ACPZ-R7 数据表(HTML) 55 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

数据表 下载

链接网址

数据表下载