 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
ADP1046ACPZ-R7 数据表(PDF) 92 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADP1046ACPZ-R7 数据表(HTML) 92 Page - Analog Devices |
|
|
92 / 96 page  ADP1046 Data Sheet Rev. 0 | Page 92 of 96 Table 166. Register 0x4F—OUTD Falling Edge Dead Time in Resonant Mode Bits Bit Name R/W Description [7:0] Δt8 (falling edge dead time of OUTD) R/W This register sets Δt8, which is the leading time of the falling edge of OUTD from the end of the switching cycle, tC. Each LSB corresponds to 5 ns of resolution. Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Δt8 (ns) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 5 … … … … … … … … … 1 1 1 1 1 1 1 1 1275 Table 167. Register 0x51—SR1 Rising Edge Dead Time in Resonant Mode Bits Bit Name R/W Description [7:0] Δt9 (rising edge dead time of SR1) R/W This register sets Δt9, which is the delay time of the rising edge of SR1 from the ACSNS rising edge, tD. Each LSB corresponds to 5 ns of resolution. Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Δt9 (ns) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 5 … … … … … … … … … 1 1 1 1 1 1 1 1 1275 Table 168. Register 0x53—SR1 Falling Edge Dead Time in Resonant Mode Bits Bit Name R/W Description [7:0] Δt10 (falling edge dead time of SR1) R/W This register sets Δt10, which is the leading time of the falling edge of SR1 from the ACSNS falling edge, tE. Each LSB corresponds to 5 ns of resolution. Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Δt10 (ns) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 5 … … … … … … … … … 1 1 1 1 1 1 1 1 1275 Table 169. Register 0x55—SR2 Rising Edge Dead Time in Resonant Mode Bits Bit Name R/W Description [7:0] Δt11 (rising edge dead time of SR2) R/W This register sets Δt11, which is the delay time of the rising edge of SR2 from the ACSNS falling edge, tE. Each LSB corresponds to 5 ns of resolution. Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Δt11 (ns) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 5 … … … … … … … … … 1 1 1 1 1 1 1 1 1275 Table 170. Register 0x57—SR2 Falling Edge Dead Time in Resonant Mode Bits Bit Name R/W Description [7:0] Δt12 (falling edge dead time of SR2) R/W This register sets Δt12, which is the leading time of the falling edge of SR2 from the ACSNS rising edge, tF. Each LSB corresponds to 5 ns of resolution. Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Δt12 (ns) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 5 … … … … … … … … … 1 1 1 1 1 1 1 1 1275 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
