数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADP1046ACPZ-R7 数据表(PDF) 80 Page - Analog Devices

部件名 ADP1046ACPZ-R7
功能描述  Digital Controller for Isolated
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADP1046ACPZ-R7 数据表(HTML) 80 Page - Analog Devices

Back Button ADP1046ACPZ-R7 Datasheet HTML 76Page - Analog Devices ADP1046ACPZ-R7 Datasheet HTML 77Page - Analog Devices ADP1046ACPZ-R7 Datasheet HTML 78Page - Analog Devices ADP1046ACPZ-R7 Datasheet HTML 79Page - Analog Devices ADP1046ACPZ-R7 Datasheet HTML 80Page - Analog Devices ADP1046ACPZ-R7 Datasheet HTML 81Page - Analog Devices ADP1046ACPZ-R7 Datasheet HTML 82Page - Analog Devices ADP1046ACPZ-R7 Datasheet HTML 83Page - Analog Devices ADP1046ACPZ-R7 Datasheet HTML 84Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 80 / 96 page
background image
ADP1046
Data Sheet
Rev. 0 | Page 80 of 96
Table 112. Register 0x70—Dead Time Configuration
Bits
Bit Name
R/W
Description
[7:6]
Averaging period
R/W
These bits specify the averaging period for the CS1 current used to set the adaptive dead time. It is
recommended that the averaging time be set to a value much greater than any transient condition.
Bit 7
Bit 6
Averaging Period
0
0
2.5 ms
0
1
1.2 ms
1
0
600 μs
1
1
Reserved
[5:3]
Update rate
R/W
The ADT algorithm adjusts the dead time in steps of 5 ns. These bits are used to program the
number of PWM switching cycles between each step. The number is calculated as 2N + 1 where
N is the 3-bit value specified by these bits. If N = 6 (110), each PWM edge is adjusted by 5 ns every
26 + 1 = 65 switching cycles.
[2:0]
Multiplier
R/W
These bits specify the programming step for Register 0x69 to Register 0x6F, Bits[6:4] and Bits[2:0].
Bit 2
Bit 1
Bit 0
Multiplier
0
0
0
5
0
0
1
10
0
1
0
15
0
1
1
20
1
0
0
25
1
0
1
30
1
1
0
35
1
1
1
40
SOFT START FILTER PROGRAMMING REGISTERS
Table 113. Register 0x71—Soft Start Digital Filter LF Gain Setting
Bits
Bit Name
R/W
Description
[7:0]
LF gain setting
R/W
This register determines the low frequency gain of the loop response. Programmable over a 20 dB
range. Each LSB corresponds to a 0.3 dB increase. See Figure 57.
Table 114. Register 0x72—Soft Start Digital Filter Zero Setting
Bits
Bit Name
R/W
Description
[7:0]
Zero setting
R/W
This register determines the position of the final zero. See Figure 57.
Table 115. Register 0x73—Soft Start Digital Filter Pole Setting
Bits
Bit Name
R/W
Description
[7:0]
Pole location
R/W
This register determines the position of the final pole. See Figure 57.
Table 116. Register 0x74—Soft Start Digital Filter HF Gain Setting
Bits
Bit Name
R/W
Description
[7:0]
HF gain setting
R/W
This register determines the high frequency gain of the loop response. Programmable over a 20 dB
range. Each LSB corresponds to a 0.3 dB increase. See Figure 57.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com