数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PPC34C60 数据表(PDF) 17 Page - SMSC Corporation

部件名 PPC34C60
功能描述  PARALLEL PORT INTERFACE CHIP PERIPHERAL SIDE
PDF  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  SMSC [SMSC Corporation]
网页  http://www.smsc.com
标志 SMSC - SMSC Corporation

PPC34C60 数据表(HTML) 17 Page - SMSC Corporation

Back Button PPC34C60 Datasheet HTML 13Page - SMSC Corporation PPC34C60 Datasheet HTML 14Page - SMSC Corporation PPC34C60 Datasheet HTML 15Page - SMSC Corporation PPC34C60 Datasheet HTML 16Page - SMSC Corporation PPC34C60 Datasheet HTML 17Page - SMSC Corporation PPC34C60 Datasheet HTML 18Page - SMSC Corporation PPC34C60 Datasheet HTML 19Page - SMSC Corporation PPC34C60 Datasheet HTML 20Page - SMSC Corporation PPC34C60 Datasheet HTML 21Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 58 page
background image
SMSC DS – PPC34C60
Page 17
Rev. 06/01/2001
ADVANCED INFORMATION
An address write cycle is used to select the PPC34C60's address mode for subsequent data write cycles. Table 2 shows
ten types of Address Modes into which the PPC34C60 may be placed. The address write data byte required for each
mode is encoded as '1WBMA3A2A1A0'.
Table 2 also illustrates three separate System Data Bus addressing modes along with DRAM and Internal Registers
addressing.
When the Host Address Write data is 1X100XXX, the PPC34C60 provides unrestricted System Data Bus access for all
subsequent Host Parallel Port data exchanges.
Unrestricted System Data Bus access can also occur following Address Write operations where 1WBMA3A2A1A0 =
1X00(A3-A0), except that in this short hand addressing mode A3-A0 is also written to the least significant four bits of the
PPC34C60 internal Address Register. Address Write operations where 1WBMA3A2A1A0 = 1X01(A3-A0) provides block
count limited System Data Bus access with shorthand addressing.
For example, an Address Write operation in which B = 1, M = 0, and A3A2A1A0 = 0000 selects System Data Bus access
but does not alter the value of the PPC34C60 Address Bus, SA[0:7].
Table 2 - Address Mode Operations
1WBM
A3A2A1A0
ACCESS TYPE
W=1(WRITE)
W=0(READ)
1X00
(A3-A0)
SYSTEM DATA
BUS
Unrestricted Bus Write
(Shorthand Mode)
Unrestricted Bus Read
(Shorthand Mode)
1X01
(A3-A0)
Block Restricted Bus
Write (Shorthand Mode)
Block Restricted Bus
Read (Shorthand Mode)
1X10
0XXX (BUS)
Unrestricted Bus Write
Access
Unrestricted Bus Read
Access
1X10
1XXX
(DRAM)
DRAM
DRAM Write Access
DRAM Read Access
1X11
RRRR
INTERNAL
REGISTERS
Write Internal Register
RRRR
Read Internal Register
RRRR
W = Write
B = Bus
M = Max Count
A3A2A1A0 = Address Selector
RRRR = Register Selector



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com