数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PPC34C60 数据表(PDF) 20 Page - SMSC Corporation

部件名 PPC34C60
功能描述  PARALLEL PORT INTERFACE CHIP PERIPHERAL SIDE
PDF  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  SMSC [SMSC Corporation]
网页  http://www.smsc.com
标志 SMSC - SMSC Corporation

PPC34C60 数据表(HTML) 20 Page - SMSC Corporation

Back Button PPC34C60 Datasheet HTML 16Page - SMSC Corporation PPC34C60 Datasheet HTML 17Page - SMSC Corporation PPC34C60 Datasheet HTML 18Page - SMSC Corporation PPC34C60 Datasheet HTML 19Page - SMSC Corporation PPC34C60 Datasheet HTML 20Page - SMSC Corporation PPC34C60 Datasheet HTML 21Page - SMSC Corporation PPC34C60 Datasheet HTML 22Page - SMSC Corporation PPC34C60 Datasheet HTML 23Page - SMSC Corporation PPC34C60 Datasheet HTML 24Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 58 page
background image
SMSC DS – PPC34C60
Page 20
Rev. 06/01/2001
ADVANCED INFORMATION
OUTPUT CONFIGURATION REGISTER - 0001 (Read/Write)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
SP1
SP0
SO1
SO0
CO3
CO2
CO1
CO0
The Output Configuration Register defines the operation of the bits in the Output Register.
The PPC34C60 has eight independent output lines. The functionality of seven of these output lines is selected through the
Output Configuration Register. All eight output lines are then controlled or activated through the Output Register
(RRRR=0010).
The seven programmable output lines controlled by Output Register bits 0-6 can be selected to operate as either general
purpose output pins (inverting), or as special function output pins. The special functions are: Chip Select, Strobe, and
Auto-Power.
The eighth (non-programmable) output line is controlled by Output Register bit 7. This output line is defined as "Bus Reset",
but it is simply an output bit. It may be used for other purposes if a Bus Reset signal is not required or generated
elsewhere. This bit is present on two pins (95 and 94) in both normal and inverted polarities.
Bits 0-3:
SPECIAL FUNCTIONS FOR PROGRAMMABLE OUTPUT LINES 0-3:
Programmable output lines 0-3 can be individually configured as General Purpose (inverting) outputs or as chip select
outputs. Chip selects are generated by the bus cycle state machine.
During a bus cycle, the chip select goes low at the start of the cycle and remains low until the end of the cycle.
Output line N (N = 0...3) is controlled through Output Register Bit N. Output line N, configured as a General Purpose
output, will present the inverted value written to Output Register bit N. Output line N, configured as a Chip Select, will follow
the bus chip select if Output Register bit N is a 1.
BIT 0:CO0 - CHIP SELECT 0/STANDARD OUTPUT 0
0
Select Output line 0 (Pin 84) as a General Purpose inverting output.
1
Select Output line 0 (Pin 84) as a Chip Select output.
BIT 1:CO1 - CHIP SELECT 1/STANDARD OUTPUT 1
0
Select Output line 1 (Pin 85) as a General Purpose inverting output.
1
Select Output line 1 (Pin 85) as a Chip Select output.
BIT 2:CO2 - CHIP SELECT 2/STANDARD OUTPUT 2
0
Select Output line 2 (Pin 86) as a General Purpose inverting output.
1
Select Output line 2 (Pin 86) as a Chip Select output.
BIT 3:CO3 - CHIP SELECT 3/STANDARD OUTPUT 3
0
Select Output line 3 (Pin 87) as a General Purpose inverting output.
1
Select Output line 3 (Pin 87) as a Chip Select output.
Bits 4-7:
SPECIAL FUNCTIONS FOR PROGRAMMABLE OUTPUT LINES 4-6
Programmable Output lines 4-6 can be individually configured as general purpose (inverting) outputs or as strobe outputs.
These strobe signals may be used to clock any edge-triggered flip-flop or register. Additionally, Programmable Output line
6 may be programmed as an Auto-Power pin. This signal allows a peripheral to automatically control its power on state,
so that a separate power switch is not necessary. The external circuitry necessary for this passively pulls down the INIT
line from the host. The power supply is turned on when the INIT line rises to a high logic level. The PPC34C60 will then
monitor the host, and will bring the Auto-Power pin to a logic low level when the power can be shut off.
Output line N, configured as a Strobe signal, is normally high and pulses low momentarily when a 1 is written to Output
Register bit N.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com