数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PPC34C60 数据表(PDF) 49 Page - SMSC Corporation

部件名 PPC34C60
功能描述  PARALLEL PORT INTERFACE CHIP PERIPHERAL SIDE
PDF  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  SMSC [SMSC Corporation]
网页  http://www.smsc.com
标志 SMSC - SMSC Corporation

PPC34C60 数据表(HTML) 49 Page - SMSC Corporation

Back Button PPC34C60 Datasheet HTML 45Page - SMSC Corporation PPC34C60 Datasheet HTML 46Page - SMSC Corporation PPC34C60 Datasheet HTML 47Page - SMSC Corporation PPC34C60 Datasheet HTML 48Page - SMSC Corporation PPC34C60 Datasheet HTML 49Page - SMSC Corporation PPC34C60 Datasheet HTML 50Page - SMSC Corporation PPC34C60 Datasheet HTML 51Page - SMSC Corporation PPC34C60 Datasheet HTML 52Page - SMSC Corporation PPC34C60 Datasheet HTML 53Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 58 page
background image
SMSC DS – PPC34C60
Page 49
Rev. 06/01/2001
ADVANCED INFORMATION
FIGURE 20 - ECP REVERSE DATA TRANSFER TIMING
(ECP DATA READ, PARALLEL PORT SIGNALS)
Note: The optional use of the nERR (nFAULT) line to "hint" to the Host that the peripheral has data to send to the Host is
not supported in the PPC34C60. The driver should ignore any activity on this line. The PPC34C60 supports reverse data
transfers only (not reverse command transfers) and, therefore, always asserts the BSY (nCMD) signal during reverse
transfers.
See ECP Reverse Data Transfer Timing Parameters.
ECP REVERSE DATA TRANSFER TIMING (ECP DATA READ, PARALLEL PORT SIGNALS)
PARAMETER
MIN
TYP
MAX
UNITS
t1
To prepare for an ECP reverse channel transfer the Host tri-
states the parallel data lines HD[0:7] and asserts nALF at the
same time. Next the Host asserts nINIT to initiate an ECP bus
reversal. The PPC34C60 requires this amout of time between
these events.
0
ns
t2
The PPC34C60 acknowledges the bus reversal by
deasserting the PE signal. At this point in time the parallel port
bus is in the reverse idle state.
208
[5 SCLK]
334
[8 SCLK]
ns
t3
Along with deasserting the PE signal the PPC34C60 takes
control of the parallel port data bus HD[0:7]. The data on this
bus remains undefined until the PPC34C60 has accessed and
placed a data byte on the bus. Along with driving the data lines
with valid data, the PPC34C60 asserts BSY to indicate that
this is a data transfer.
0
1,084
[13
BCLK]
ns
t4
After placing data on the parallel port data lines the
PPC34C60 asserts nACK to inform the Host that valid data is
available.
125
[3 SCLK]
167
[4 SCLK]
ns
t5
Next, the Host will acknowledge that it is ready for the data by
deasserting nALF.
50
infinite
ns
t6
Now the PPC34C60 will deassert nACK in response to the
Host. The Host will latch the data on HD[0:7] on this rising
edge of nACK.
125
[3 SCLK]
167
[4 SCLK]
ns
t7
The Host completes the ECP reverse transfer, acknowledging
that it has accepted the data byte by asserting nALF.
50ns
1s
VALID DATA
t3
t8
t9
t11
t5
t7
t1
t4
t6
t2
t10
HD[0:7]
nSTB H
nALF H
nSEL H
nINIT H
BSY P
nACK P
PE P
SLCT P
nERR P
DATA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com