TNETV1644ZDU6 datasheet(115/306 Pages) TI1

115 / 306 page

3.7.3.2 Peripherals Spanning Multiple Pin Mux Blocks

3.7.3.3 Host Block Muxing

TMS320DM6437

Digital Media Processor

www.ti.com

SPRS345D – NOVEMBER 2006 – REVISED JUNE 2008

Some peripherals span multiple Pin Mux Blocks. To use these peripherals, they must be selected in all of

the relevant Pin Mux Blocks. The following is the list of peripherals that span multiple Pin Mux Blocks:

• PCI: PCI pins span across the Host Block, EMIFA/VPSS Block Sub-Block 0 and Sub-Block 3, PCI

Data Block, and GPIO Block. To select PCI pins, program PINMUX registers as follows:

–

Host Block: PCIEN = 1, HOSTBK = 000

–

EMIFA/VPSS Block: Select either Major Configuration Option F or G. For more details on the

PINMUX settings associated with Major Configuration Options F or G, see Section 3.7.3.13,

EMIFA/VPSS BLock Muxing.

–

PCI Data Block: PCIEN = 1

–

GPIO Block: PCIEN = 1

• McBSP0: Six McBSP0 pins are located in the Serial Port Sub-Block 0, but the CLKS0 pin is muxed in

the Timer0 Block. To select McBSP0 pins, program PINMUX registers as follows:

–

Serial Port Sub-Block 0: SPBK0 = 01

–

Timer0 Block: If CLKS0 pin is desired, program TIM0BK = 10 or 11.

• McBSP1: Six McBSP1 pins are located in the Serial Port Sub-Block 1, but the CLKS1 pin is muxed in

the Timer0 Block. To select McBSP1 pins, program PINMUX registers as follows:

–

Serial Port Sub-Block 1: SPBK1 = 01 (if both McBSP1 transmit and receive pins are needed) or

11 (if only McBSP1 transmit pins are needed)

–

Timer0 Block: If CLKS1 pin is desired, program TIM0BK = 10.

• UART0: The two UART0 data pins are located in the UART0 Data Block, but the two UART0 flow

control pins are located in the UART0 Flow Control Block. To select UART0, program PINMUX

registers as follows:

–

UART0 Data Block: UR0BK = 1

–

UART0 Flow Control Block: If flow control pins are desired, program UR0FCBK = 01.

This block of 27 pins consists of PCI, HPI, VLYNQ, EMAC, MDIO, and GPIO muxed pins. The following

• PINMUX1.PCIEN

• PINMUX1.HOSTBK

Table 3-22 summarizes the 27 pins in the Host Block, the multiplexed function on each pin, and the

PINMUX configurations to select the corresponding function.

Submit Documentation Feedback

Device Configurations

115

TNETV1644ZDU6 数据表(PDF) 115 Page - Texas Instruments

TNETV1644ZDU6 数据表(HTML) 115 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载