数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7MC1K2-Auto 数据表(PDF) 128 Page - STMicroelectronics

部件名 ST7MC1K2-Auto
功能描述  Clock, reset and supply management
PDF  371 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7MC1K2-Auto 数据表(HTML) 128 Page - STMicroelectronics

Back Button ST7MC1K2-Auto Datasheet HTML 124Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 125Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 126Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 127Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 128Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 129Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 130Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 131Page - STMicroelectronics ST7MC1K2-Auto Datasheet HTML 132Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 128 / 371 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
On-chip peripherals
ST7MC1K2-Auto, ST7MC1K6-Auto, ST7MC2S4-Auto, ST7MC2S6-Auto
128/371
Figure 54.
Serial peripheral interface block diagram
Functional description
A basic example of interconnections between a single master and a single slave is illustrated in
Figure 55.
The MOSI pins are connected together and the MISO pins are connected together. In this way data is
transferred serially between master and slave (most significant bit first).
The communication is always initiated by the master. When the master device transmits data to a slave
device via MOSI pin, the slave device responds by sending data to the master device via the MISO pin.
This implies full duplex communication with both data out and data in synchronized with the same clock
signal (which is provided by the master device via the SCK pin).
To use a single data line, the MISO and MOSI pins must be connected at each node (in this case only
simplex communication is possible).
Four possible data/clock timing relationships may be chosen (see Figure 58 on page 132) but master and
slave must be programmed with the same timing mode.
SPIDR
Read buffer
8-bit shift register
Write
Read
Data/address bus
SPI state control
SPIE
SPE
MSTR
CPHA
SPR0
SPR1
CPOL
Serial clock generator
MOSI
MISO
SS
SCK
SPICR
SPICSR
Interrupt
request
Master control
SPR2
0
7
0
7
SPIF WCOL
MODF
0
OVR
SSI
SSM
SOD
SOD
bit
SS
1
0
Obsolete
Product(s)
- Obsolete
Product(s)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com