数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

T48C862-R4 数据表(PDF) 78 Page - ATMEL Corporation

部件名 T48C862-R4
功能描述  Microcontroller with UHF ASK/FSK Transmitter
PDF  107 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

T48C862-R4 数据表(HTML) 78 Page - ATMEL Corporation

Back Button T48C862-R4 Datasheet HTML 74Page - ATMEL Corporation T48C862-R4 Datasheet HTML 75Page - ATMEL Corporation T48C862-R4 Datasheet HTML 76Page - ATMEL Corporation T48C862-R4 Datasheet HTML 77Page - ATMEL Corporation T48C862-R4 Datasheet HTML 78Page - ATMEL Corporation T48C862-R4 Datasheet HTML 79Page - ATMEL Corporation T48C862-R4 Datasheet HTML 80Page - ATMEL Corporation T48C862-R4 Datasheet HTML 81Page - ATMEL Corporation T48C862-R4 Datasheet HTML 82Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 78 / 107 page
background image
78
T48C862-R4 [Preliminary]
4551C–4BMCU–01/04
Serial Receive Buffer (SRB)
Byte Read
Primary register address: "9"hex
The SRB is the receive buffer of the SSI. The shift register clocks serial data in (most significant
bit first) and loads content into the receive buffer when complete telegram has been received.
Combination Modes
The UTCM consists of two timers (Timer 2 and Timer 3) and a serial interface. There is
a multitude of modes in which the timers and serial interface can work together.
The 8-bit wide serial interface operates as shift register for modulation and demodula-
tion. The modulator and demodulator units work together with the timers and shift the
data bits into or out of the shift register.
Combination Mode
Timer 2 and SSI
Figure 73.
Combination Timer 2 and SSI
First read cycle
Bit 7
Bit 6
Bit 5
Bit 4
Reset value: xxxxb
Second read cycle
Bit 3
Bit 2
Bit 1
Bit 0
Reset value: xxxxb
4-bit counter 2/1
RES
OVF1
Compare 2/1
T2CO1
POUT
CL2/2
DCG
T2M1
P4CR
8-bit counter 2/2
RES
OVF2
Compare 2/2
T2CO2
T2CM
Timer 2 - control
TOG2
INT4
Biphase-,
Manchester-
modulator
Output
MOUT
T2O
Timer 2
modulator
output-stage
T2M2
SO
Control
T2C
CL2/1
T2I
SYSCL
T1OUT
TOG3
SCL
I/O-bus
8-bit shift register
MSB
LSB
Shift_CL
SO
SIC1
SIC2
SISC
SCLI
Control
STB
SRB
SI
Output
INT3
I/O-bus
SSI-control
TOG2
POUT
T1OUT
SYSCL
MCL_SC
MCL_SD
Transmit
buffer
Receive
buffer
CM1
I/O-bus
POUT
SO
SCL
SC
SD
DCGO
TOG2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com