T48C862-R4 datasheet(90/107 Pages) ATMEL

90 / 107 page

T48C862-R4 [Preliminary]

4551C–4BMCU–01/04

Serial Interface

The EEPROM uses a two-wire serial interface (TWI) to the microcontroller for read and

write accesses to the data. It is considered to be a slave in all these applications. That

means, the controller has to be the master that initiates the data transfer and provides

the clock for transmit and receive operations.

The serial interface is controlled by the microcontroller which generates the serial clock

and controls the access via the SCL-line and SDA-line. SCL is used to clock the data

into and out of the device. SDA is a bi-directional line that is used to transfer data into

and out of the device. The following protocol is used for the data transfers.

Serial Protocol

•

Data states on the SDA ine changing only while SCL is low.

•

Changes on the SDA line while SCL is high are interpreted as START or STOP

condition.

•

A START condition is defined as high to low transition on the SDA line while the

SCL-line is high.

•

A STOP condition is defined as low to high transition on the SDA line while the

SCL line is high.

•

Each data transfer must be initialized with a START condition and terminated with a

STOP condition. The START condition wakes the device from standby mode and the

STOP condition returns the device to standby mode.

•

A receiving device generates an acknowledge (A) after the reception of each byte.

This requires an additional clock pulse, generated by the master. If the reception

was successful the receiving master or slave device pulls down the SDA line during

that clock cycle. If an acknowledge is not detected (N) by the interface in transmit

mode, it will terminate further data transmissions and go into receive mode. A

master device must finish its read operation by a non-acknowledge and then send a

stop condition to bring the device into a known state.

Figure 92.

MCL Protocol

•

Before the START condition and after the STOP condition the device is in standby

mode and the SDA line is switched as input with pull-up resistor.

•

The control byte that follows the START condition determines the following

operation. It consists of the 5-bit row address, 2 mode control bits and the

READ/NWRITE bit that is used to control the direction of the following transfer. A "0"

defines a write access and a "1" a read access.

Start

condition

Data

valid

Data

change

Data/

acknowledge

valid

Stop

condition

SCL

SDA

Stand

Stand-

T48C862-R4 数据表(PDF) 90 Page - ATMEL Corporation

T48C862-R4 数据表(HTML) 90 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载