数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

T48C862-R4 数据表(PDF) 43 Page - ATMEL Corporation

部件名 T48C862-R4
功能描述  Microcontroller with UHF ASK/FSK Transmitter
PDF  107 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

T48C862-R4 数据表(HTML) 43 Page - ATMEL Corporation

Back Button T48C862-R4 Datasheet HTML 39Page - ATMEL Corporation T48C862-R4 Datasheet HTML 40Page - ATMEL Corporation T48C862-R4 Datasheet HTML 41Page - ATMEL Corporation T48C862-R4 Datasheet HTML 42Page - ATMEL Corporation T48C862-R4 Datasheet HTML 43Page - ATMEL Corporation T48C862-R4 Datasheet HTML 44Page - ATMEL Corporation T48C862-R4 Datasheet HTML 45Page - ATMEL Corporation T48C862-R4 Datasheet HTML 46Page - ATMEL Corporation T48C862-R4 Datasheet HTML 47Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 107 page
background image
43
T48C862-R4 [Preliminary]
4551C–4BMCU–01/04
Timer 1 Control Register 2
(T1C2)
Address: "7"hex - Subaddress: "9"hex
* Bit 3 -> MSB, Bit 0 -> LSB
Watchdog Control Register
(WDC)
Address: "7"hex - Subaddress: "A"hex
* Bit 3 -> MSB, Bit 0 -> LSB
Both these bits control the time interval for the watchdog reset.
Table 15.
Watchdog Time Control Bits
Bit 3 *
Bit 2
Bit 1
Bit 0
T1BP
T1CS
T1IM
Reset value: x111b
T1BP
T
imer 1 SUBCL ByPassed
T1BP = 1, TIOUT = T1MUX
T1BP = 0, T1OUT = SUBCL
T1CS
T
imer 1 input Clock Select
T1CS = 1, CL1 = SUBCL (see Figure 34 on page 41)
T1CS = 0, CL1 = SYSCL (see Figure 34 on page 41)
T1IM
T
imer 1 Interrupt Mask
T1IM = 1, disables Timer 1 interrupt
T1IM = 0, enables Timer 1 interrupt
Bit 3 *
Bit 2
Bit 1
Bit 0
WDL
WDR
WDT1
WDT0
Reset value: 1111b
WDL
W
atchDog Lock mode
WDL = 1, the watchdog can be enabled and disabled by using the WDR bit
WDL = 0, the watchdog is enabled and locked. In this mode the WDR bit has no
effect. After the WDL bit is cleared, the watchdog is active until a
system reset or power-on reset occurs.
WDR
W
atchDog Run and stop mode
WDR = 1, the watchdog is stopped/disabled
WDR = 0, the watchdog is active/enabled
WDT1
W
atchDog Time 1
WDT0
W
atchDog Time 0
WDT1
WDT0
Divider
Delay Time to Reset with
SUBCL = 32 kHz
Delay Time to Reset with
SYSCL = 2/1 MHz
0
0
512
15.625 ms
0.256 ms/0.512 ms
0
1
2048
62.5 ms
1.024 ms/2.048 ms
1
0
16384
0.5 s
8.2 ms/16.4 ms
1
1
131072
4 s
65.5 ms/131 ms



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com