数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

XIO2000 数据表(PDF) 115 Page - Texas Instruments

部件名 XIO2000
功能描述  XIO2000 PCI Express to PCI Bus Translation Bridge
PDF  150 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

XIO2000 数据表(HTML) 115 Page - Texas Instruments

Back Button XIO2000 Datasheet HTML 111Page - Texas Instruments XIO2000 Datasheet HTML 112Page - Texas Instruments XIO2000 Datasheet HTML 113Page - Texas Instruments XIO2000 Datasheet HTML 114Page - Texas Instruments XIO2000 Datasheet HTML 115Page - Texas Instruments XIO2000 Datasheet HTML 116Page - Texas Instruments XIO2000 Datasheet HTML 117Page - Texas Instruments XIO2000 Datasheet HTML 118Page - Texas Instruments XIO2000 Datasheet HTML 119Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 115 / 150 page
background image
PCI Express Extended Configuration Space
103
November 2005
SCPS097B
5.21 VC Resource Capability Register (VC0)
The VC resource capability register for VC0 provides information to software regarding the port and arbitration
schemes supported by the bridge. See Table 5−17 for a complete description of the register contents.
PCI Express extended register offset:
160h
Register type:
Read-only
Default value:
0000 0001h
BIT NUMBER
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
RESET STATE
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
BIT NUMBER
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
RESET STATE
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
Table 5−17. VC Resource Capability Register (VC0) Description
BIT
FIELD NAME
ACCESS
DESCRIPTION
31:24
PORT_ARB_TBL_OFFSET
R
Port arbitration table offset. This read-only field returns the value 00h to indicate that
no port arbitration table is required for this VC.
23
RSVD
R
Reserved. Returns 0b when read.
22:16
MAX_TIME_SLOTS
R
Maximum time slots. This read-only field returns the value 000 0000b because there is
no support for time-based, WRR arbitration on this VC.
15
REJECT_SNOOP
R
Reject snoop transactions. This bit only has meaningful context for root ports;
therefore, returns 0b when read.
14
ADV_SWITCHING
R
Advanced packet switching. This read-only bit returns 0b to indicate that the use of this
VC is not limited to AS traffic.
13:8
RSVD
R
Reserved. Returns 00 0000b when read.
7:0
PORT_ARB_CAP
R
Port arbitration capability. This 8-bit encoded field indicates support for the various
schemes that are supported for port (secondary PCI device) arbitration. The field is
encoded as follows:
Bit 0 = Hardware fixed arbitration (round-robin)
Bit 1 = WRR with 32 phases
Bit 2 = WRR with 64 phases
Bit 3 = WRR with 128 phases
Bit 4 = Time-based WRR with 128 phases
Bit 5 = WRR with 256 phases
Bits 6 and 7 = Reserved
The returned value of 01h indicates that only hardware-fixed, round-robin arbitration is
support for this VC.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com