CS5535 datasheet(317/555 Pages) NSC

317 / 555 page

Revision 0.8

317

www.national.com

DIVIL Register Descriptions (Continued)

DIVIL_BALL_OPTS Bit Descriptions

Bit

Name

Description

31:12

RSVD

Reserved. Reads always return 0. Writes have no effect; by convention, always write 0.

11:10

SEC_BOOT_LOC

Secondary Boot Location. Determines which chip select asserts for addresses in the

range F00F0000h to F00F3FFFh. Defaults to the same value as boot option:

00: LPC ROM.

01: Reserved .

10: Flash.

11: FirmWare Hub.

9:8

BOOT_OP_

LATCHED (RO)

Latched Value of Boot Option (Read Only). For values, see Table 2-5 "Boot Options

Selection" on page 29.

RSVD

Reserved. Reads return value written. By convention, always write 0. Defaults low.

PIN_OPT_LALL

All LPC Pin Option Selection.

0: All LPC pins become GPIOs including LPC_DRQ# and LPC_SERIRQ.

Ball H3 functions as GPIO22

Ball H2 functions as GPIO16

Ball J2 functions as GPIO17

Ball J1 functions as GPIO18

Ball K1 functions as GPIO19

Ball G1 functions as GPIO20

Ball G2 functions as GPIO21

1: All LPC pins are controlled by the LPC controller except LPC_DRQ# and

LPC_SERIRQ use are determined by bits [5:4]. (Default)

Ball H3 functions as LPC_FRAME#

Ball H2 functions as LPC_AD0

Ball J2 functions as LPC_AD1

Ball J1 functions as LPC_AD2

Ball K1 functions as LPC_AD3

When this bit is low, there is an implied high for LPC_DISABLE_IO and

LPC_DISABLE_MEM in MSR_LEG_IO (MSR 51400014h).

PIN_OPT_LIRQ

LPC_SERIRQ or GPIO21 Pin Option Selection.

0: Ball G2 is GPIO21.

1: Ball G2 functions as LPC_SERIRQ. (Default)

PIN_OPT_LDRQ

LPC_DRQ# or GPIO20 Pin Option Selection.

0: Ball G1 is GPIO20.

1: Ball G2 functions as LPC_DRQ#. (Default)

3:2

PRI_BOOT_LOC

[1:0]

Primary Boot Location. Determines which chip select asserts for addresses at or

above F0000000h, except those in the range specified by SEC_BOOT_LOC (bits

[11:10]). Defaults to the same value as boot option.

00: LPC ROM.

01: Reserved .

10: Flash.

11: FirmWare Hub.

RSVD

Reserved. Reads return value written. By convention, always write 0. Defaults low.

PIN_OPT_IDE

IDE or Flash Controller Pin Function Selection.

0: All IDE pins associated with Flash Controller. Default if BOS[1:0] = 10.

1: All IDE pins associated with IDE Controller. Default if BOS[1:0] = 00 or 11.

IDE_IRQ0 is multiplexed with GPIO2; therefore, this bit has no affect with regards to

programming IDE_IRQ0.

CS5535 数据表(PDF) 317 Page - National Semiconductor (TI)

CS5535 数据表(HTML) 317 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

CS5535 数据表(PDF) 317 Page - National Semiconductor (TI)

CS5535 数据表(HTML) 317 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载