CS5535 datasheet(320/555 Pages) NSC

320 / 555 page

www.national.com

320

Revision 0.8

5.7

FLOPPY PORT REGISTER DESCRIPTIONS

The registers for the Floppy Port are divided into two sets:

• Standard GeodeLink Device MSRs (Shared with DIVIL,

see Section 5.6.1 "Standard GeodeLink Device MSRs"

on page 299.)

• Floppy Port Specific MSRs

The MSRs are accessed via the RDMSR and WRMSR pro-

cessor instructions. The MSR address is derived from the

perspective of the CPU Core. See Section 3.2 "CS5535

MSR Addressing" on page 53 for more details on MSR

addressing.

All MSRs are 64 bits, however, the Floppy Port Specific

MSRs are called out as 8 bits. The Floppy Port treats writes

to the upper 56 bits (i.e., bits [63:8]) of the 8-bit MSRs as

don’t cares and always returns 0 on these bits. Table 5-19

summarizes the Floppy Port Specific MSRs.

The reference column in the tables point to the page where

the register maps and bit descriptions are listed.

Table 5-19. Floppy Port Specific MSRs Summary

MSR Address

Type

Reset Value

Reference

51400030h

Floppy Port 3F2h Shadow (FLPY_3F2_SHDW)

xxh

Page 321

51400031h

Floppy Port 3F7h Shadow (FLPY_3F7_SHDW)

xxh

Page 321

51400032h

Floppy Port 372h Shadow (FLPY_3F2_SHDW)

xxh

Page 322

51400033h

Floppy Port 377h Shadow (FLPY_377_SHDW)

xxh

Page 322

CS5535 数据表(PDF) 320 Page - National Semiconductor (TI)

CS5535 数据表(HTML) 320 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载