| 数据搜索系统,热门电子元器件搜索 |
|
CS5535 数据表(PDF) 348 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
CS5535 数据表(HTML) 348 Page - National Semiconductor (TI) |
|
348 / 555 page ![]() www.national.com 348 Revision 0.8 KEL Register Descriptions (Continued) 5.10.1 KEL Specific MSRs 5.10.1.1 Keyboard Emulation Logic Control Register (KELX_CTL) Port A operation is not effected by Snoop or EmulationEnable settings in KELX_CTL. Bits [31:5] are Reserved. Writes are “don’t care” and reads always return zero. MSR Address 5140001Fh Type R/W Reset Value 00000010h KELX_CTL Register Map 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 87654321 0 RSVD KELX_CTL Bit Descriptions Bit Name Description 31:5 RSVD Reserved. Writes have no effect; reads return 0. 4 PRTA_EN Port A Enable. Defaults high. If high, Port A is enabled and accesses to I/O Port 092h are processed by the CS5535. If low, accesses to I/O Port 092h are passed on to the LPC bus (where Port A may exist inside a SuperI/O). 3:2 SOFEVENT Start-Of-Frame (SOF) Event (SOFEVENT) Selection. 00: Test Mode (No delays). 01: USB1 (Default). 10: USB2. 11: 1 ms from PIT. 1 EER Emulation Event (EE) Routing. 0: Emulation Interrupt and ASMI. 1: ASMI only. The EER bit controls keyboard emulation interrupt generation associated with EEs: • Character Pending - Clear EE by setting the Outputfull bit in the HCE_Status register or clearing the CharacterPending bit in HCE_Control. • Input Full - Clear EE by clearing the InputFull bit in HCE_Status. • External IRQ - Clear EE by clearing IRQ1Active or IRQ12Active as appropriate in HCE_Control. 0SNOOP Snoop. Only applies when EmulationEnable in HCE_Control is low. When high, indi- cates A20 and Init keyboard sequences are to be detected on I/O Port 060h/064h transactions to the LPC keyboard. KEL must generate ASMI upon detection of A20 and Init even though EmulationEnable in HCE_Control is low. Emulation Enable Snoop 0 1 PORTA_A20_ASMI or KEL_INIT_ASMI is generated when sequence is detected. Status of ASMI Flag and Enable bits are in DIVIL MSR 51400002h. 1 x PORTA_A20_ASMI or KEL_INIT_ASMI is generated when sequence is detected. KEL_ASMI is generated on InputFull, External IQ, or Character Pending. Status of ASMI Flag and Enable bits are in DIVIL MSR 51400002h For the A20 keyboard sequence, both KEL_ASMI and PORTA_A20_ASMI are signaled. 00 OFF. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |