| 数据搜索系统,热门电子元器件搜索 |
|
TDA4VEN...Q1 数据表(PDF) 79 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TDA4VEN...Q1 数据表(HTML) 79 Page - Texas Instruments |
|
79 / 236 page ![]() Table 5-83. Connectivity Requirements (continued) AMW BALL NUMBER BALL NAME CONNECTION REQUIREMENTS C9 F9 D10 E26 E8 B23 B13 E11 B9 D11 F1 J1 U1 T1 EMU0 EMU1 MCU_RESETz RESET_REQz MCU_PORz EXTINTN MCU_I2C0_SCL MCU_I2C0_SDA WKUP_I2C0_SCL WKUP_I2C0_SDA DDR0_DQS0_n DDR0_DQS1_n DDR0_DQS2_n DDR0_DQS3_n Each of these balls must be connected to the corresponding power supply(1) through separate external pull resistors to ensure the inputs associated with these balls are held to a valid logic-high level, if unused. R22 R23 R26 T27 T25 T24 T21 T22 U27 U26 V27 V25 V26 V24 V22 V23 GPMC0_AD0 GPMC0_AD1 GPMC0_AD2 GPMC0_AD3 GPMC0_AD4 GPMC0_AD5 GPMC0_AD6 GPMC0_AD7 GPMC0_AD8 GPMC0_AD9 GPMC0_AD10 GPMC0_AD11 GPMC0_AD12 GPMC0_AD13 GPMC0_AD14 GPMC0_AD15 Each of these balls must be connected to the corresponding power supply(1) or VSS through separate external pull resistors to ensure the inputs associated with these balls are held to a valid logic-high or logic-low level as appropriate to select the desired device boot mode. E1 H1 T1 W1 G7 J7 K7 A3 DDR0_DQS0 DDR0_DQS1 DDR0_DQS2 DDR0_DQS3 VMON_ER_VSYS VMON_1P8_SOC VMON_3P3_SOC WKUP_LFOSC0_XI Each of these balls must be connected to VSS through separate external pull resistors to ensure these balls are held to a valid logic-low level, if unused. E15 F14 AB8 AA10 AB14 AB15 AA16 AA8 E18 SERDES0_REXT SERDES1_REXT CSI0_RXRCALIB CSI1_RXRCALIB CSI2_RXRCALIB CSI3_RXRCALIB DSI0_TXRCALIB USB0_RCALIB USB1_RCALIB Each of these balls must be connected to VSS through an appropriate external pull resistor to ensure these balls are held to a valid logic-low level, if unused. Refer to Signal Descriptions footnote for appropriate value of pull resistor for each signal. G9 AC1 VPP MMC0_CALPAD Each of these balls must be left unconnected, if unused. (1) To determine which power supply is associated with any IO, see the POWER column of the Pin Attributes table. www.ti.com TDA4VEN-Q1, TDA4AEN-Q1 SPRSP96A – MARCH 2024 – REVISED SEPTEMBER 2024 Copyright © 2024 Texas Instruments Incorporated Submit Document Feedback 79 Product Folder Links: TDA4VEN-Q1 TDA4AEN-Q1 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |