数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TDA4VEN...Q1 数据表(PDF) 97 Page - Texas Instruments

部件名 TDA4VEN...Q1
功能描述  TDA4VEN, TDA4AEN Jacinto™ Processors
PDF  236 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

TDA4VEN...Q1 数据表(HTML) 97 Page - Texas Instruments

Back Button TDA4VEN...Q1 Datasheet HTML 93Page - Texas Instruments TDA4VEN...Q1 Datasheet HTML 94Page - Texas Instruments TDA4VEN...Q1 Datasheet HTML 95Page - Texas Instruments TDA4VEN...Q1 Datasheet HTML 96Page - Texas Instruments TDA4VEN...Q1 Datasheet HTML 97Page - Texas Instruments TDA4VEN...Q1 Datasheet HTML 98Page - Texas Instruments TDA4VEN...Q1 Datasheet HTML 99Page - Texas Instruments TDA4VEN...Q1 Datasheet HTML 100Page - Texas Instruments TDA4VEN...Q1 Datasheet HTML 101Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 97 / 236 page
background image
6.9.2.2.1 Power-Up Sequencing
Table 6-4 and Figure 6-5 describes the device power-up sequencing.
Note
The power supply sequencing requirements defined in this section does not include entry or exit
from low power modes. See the Partial IO Power Sequencing section for more information on the
requirements for entering or exiting from Partial IO low power mode.
Note
All power rails must be turned off and decay below 300mV before initiating a new power-up
sequence anytime a power rail drops below the minimum value defined in Recommended
Operating Conditions. The only exception is when entering/exiting Partial IO low power mode with
VDDSHV_CANUART and VDD_CANUART sourced from an always on power source. For this use
case the VDDSHV_CANUART and VDD_CANUART power rails are allowed to remain on.
Table 6-4. Power-Up Sequencing – Supply / Signal Assignments
See: Figure 6-5
WAVEFORM
SUPPLY / SIGNAL NAME
A
VSYS(1), VMON_VSYS(2)
B
VDDSHV_CANUART(3), VDDSHV_MCU(3), VDDSHV0(3), VDDSHV1(3), VDDSHV2(3), VDDSHV3(3), VDDA_3P3_USB,
VMON_3P3_SOC(4)
C
VDDSHV_CANUART(5), VDDSHV_MCU(5), VDDSHV0(5), VDDSHV1(5), VDDSHV2(5), VDDSHV3(5), VDDS_MMC0,
VDDA_MCU, VDDS_OSC0, VDDA_PLL0, VDDA_PLL1, VDDA_PLL2, VDDA_1P8_CSI_DSI, VDDA_1P8_OLDI0,
VDDA_1P8_USB, VDDA_TEMP0, VDDA_TEMP1, VMON_1P8_SOC(6)
D
VDDSHV5(7), VDDSHV6(7)
E
VDDS_DDR(8), VDDS_DDR_C(8)
F
VDD_CANUART(9)
G
VDD_CANUART(10), VDD_CORE(10) (12), VDDA_CORE_CSI_DSI(10), VDDA_CORE_DSI_CLK(10),
VDDA_CORE_USB0(10), VDDA_DDR_PLL0(10)
H
VDD_CANUART(11), VDD_CORE(11) (12), VDDA_CORE_CSI_DSI(11), VDDA_CORE_DSI_CLK(11),
VDDA_CORE_USB0(11), VDDA_DDR_PLL0(11), VDDR_CORE(12), VDD_MMC0, VDDA_0P85_DLL_MMC0
I
VPP(13)
J
MCU_PORz
K
MCU_OSC0_XI, MCU_OSC0_XO
(1)
VSYS represents the name of a supply which sources power to the entire system. This supply is expected to be a pre-regulated supply
that sources power management devices which source all other supplies.
(2)
VMON_VSYS input is used to monitor VSYS via an external resistor divider circuit. For more information, see the Section 8.2.4,
System Power Supply Monitor Design Guidelines.
(3)
VDDSHV_CANUART, VDDSHV_MCU, and VDDSHVx [x=0-3] are dual voltage IO supplies which can be operated at 1.8V or 3.3V
depending on the application requirements.
VDDSHV_CANUART shall be connected to an always-on power source when using Partial IO low power mode, or connected to any
valid IO power source when not using Partial IO low power mode. When VDDSHV_CANUART is not connected to an always-on power
source and is operating at 3.3V, it shall be ramped up with other 3.3V supplies during the 3.3V ramp period defined by this waveform.
When any of the VDDSHV_MCU and VDDSHVx [x=0-3] IO supplies are operating at 3.3V, they shall be ramped up with other 3.3V
supplies during the 3.3V ramp period defined by this waveform.
(4)
The VMON_3P3_SOC input is used to monitor supply voltage and shall be connected to the respective 3.3V supply source.
(5)
VDDSHV_CANUART, VDDSHV_MCU, and VDDSHVx [x=0-3] are dual voltage IO supplies which can be operated at 1.8V or 3.3V
depending on the application requirements.
VDDSHV_CANUART shall be connected to an always-on power source when using Partial IO low power mode, or connected to any
valid IO power source when not using Partial IO low power mode. When VDDSHV_CANUART is not connected to an always-on power
source and is operating at 1.8V, it shall be ramped up with other 1.8V supplies during the 1.8V ramp period defined by this waveform.
When any of the VDDSHV_MCU and VDDSHVx [x=0-3] IO supplies are operating at 1.8V, they shall be ramped up with other 1.8V
supplies during the 1.8V ramp period defined by this waveform.
www.ti.com
TDA4VEN-Q1, TDA4AEN-Q1
SPRSP96A – MARCH 2024 – REVISED SEPTEMBER 2024
Copyright © 2024 Texas Instruments Incorporated
Submit Document Feedback
97
Product Folder Links: TDA4VEN-Q1 TDA4AEN-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com