 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
TDA4VEN...Q1 数据表(PDF) 134 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TDA4VEN...Q1 数据表(HTML) 134 Page - Texas Instruments |
|
|
134 / 236 page  Table 6-46. DSS Switching Characteristics see Figure 6-37 NO. PARAMETER MODE MIN MAX UNIT D1 tc(pclk) Cycle time, VOUT(x)_PCLK(2) 6.06 ns D2 tw(pclkL) Pulse duration, VOUT(x)_PCLK(2) low Internal PLL 0.475P(1) - 0.3 ns EXTPCLKIN Y(3) - 0.45 ns D3 tw(pclkH) Pulse duration, VOUT(x)_PCLK(2) high Internal PLL 0.475P(1) -0.3 ns EXTPCLKIN Z(4) - 0.45 ns D4 td(pclkV-dataV) Delay time, VOUT(x)_PCLK(2) transition to VOUT(x)_DATA[23:0](2) transition Internal PLL -0.68 1.78 ns EXTPCLKIN -0.68 1.78 ns D5 td(pclkV-ctrlL) Delay time, VOUT(x)_PCLK(2) transition to control signals VOUT(x)_VSYNC(2), VOUT(x)_HSYNC(2), VOUT(x)_DE(2) falling edge Internal PLL -0.68 1.78 ns EXTPCLKIN -0.68 1.78 ns (1) P = VOUT(x)_PCLK cycle time in ns (2) x in VOUT(x) = 0 (3) Y = tw(extpclkinL), parameter D7 from Table 6-45, DSS External Pixel Clock Timing Requirements (4) Z = tw(extpclkinH), parameter D8 from Table 6-45, DSS External Pixel Clock Timing Requirements VOUT(x)_PCLK VOUT(x)_VSYNC VOUT(x)_HSYNC VOUT(x)_DATA[23:0] VOUT(x)_DE data_1 data_2 data_n D1 D2 D3 D5 D5 D4 D5 DPI_TIMING_01 VOUT _PCLK (x) Falling-edge Clock Reference Rising-edge Clock Reference A. The assertion of data can be programmed to occur on the falling or rising edge of the pixel clock. Refer to Display Subsystem (DSS) section in Peripherals chapter in the device TRM. B. The polarity and pulse width of VOUT(x)_HSYNC and VOUT(x)_VSYNC are programmable, refer to Display Subsystem (DSS) section in Peripherals chapter in the device TRM. C. The VOUT(x)_PCLK frequency is configurable, refer to Display Subsystem section in Peripherals chapter in the device TRM. Figure 6-37. DSS Switching Characteristics For more information, see Display Subsystem (DSS) and Peripherals section in Peripherals chapter of the device TRM. TDA4VEN-Q1, TDA4AEN-Q1 SPRSP96A – MARCH 2024 – REVISED SEPTEMBER 2024 www.ti.com 134 Submit Document Feedback Copyright © 2024 Texas Instruments Incorporated Product Folder Links: TDA4VEN-Q1 TDA4AEN-Q1 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
