TMP86FS49AIUG datasheet(133/296 Pages) TOSHIBA

133 / 296 page

Page 117

TMP86FS49AIUG

10.3.9 Warm-Up Counter Mode

In this mode, the warm-up period time is obtained to assure oscillation stability when the system clocking is

switched between the high-frequency and low-frequency. The timer counter 3 and 4 are cascadable to form a

16-bit TimerCouter. The warm-up counter mode has two types of mode; switching from the high-frequency to

low-frequency, and vice-versa.

Note 1: In the warm-up counter mode, fix TCiCR<TFFi> to 0. If not fixed, the PDOi, PWMi and PPGi pins may output

pulses.

Note 2: In the warm-up counter mode, only upper 8 bits of the timer register TTREG4 and 3 are used for match

detection and lower 8 bits are not used.

Note 3: i = 3, 4

10.3.9.1 Low-Frequency Warm-up Counter Mode

(NORMAL1

→ NORMAL2 → SLOW2 → SLOW1)

In this mode, the warm-up period time from a stop of the low-frequency clock fs to oscillation stability

is obtained. Before starting the timer, set SYSCR2<XTEN> to 1 to oscillate the low-frequency clock.

When a match between the up-counter and the timer register (TTREG4, 3) value is detected after the timer

is started by setting TC4CR<TC4S> to 1, the counter is cleared by generating the INTTC4 interrupt

request. After stopping the timer in the INTTC4 interrupt service routine, set SYSCR2<SYSCK> to 1 to

switch the system clock from the high-frequency to low-frequency, and then clear of SYSCR2<XTEN> to

0 to stop the high-frequency clock.

Table 10-8 Setting Time of Low-Frequency Warm-Up Counter Mode (fs = 32.768 kHz)

Maximum Time Setting

(TTREG4, 3 = 0100H)

Maximum Time Setting

(TTREG4, 3 = FF00H)

7.81 ms

1.99 s

Example :After checking low-frequency clock oscillation stability with TC4 and 3, switching to the SLOW1 mode

SET

(SYSCR2).6

: SYSCR2<XTEN>

← 1

(TC3CR), 43H

: Sets TFF3=0, source clock fs, and 16-bit mode.

(TC4CR), 05H

: Sets TFF4=0, and warm-up counter mode.

(TTREG3), 8000H

: Sets the warm-up time.

(The warm-up time depends on the oscillator characteristic.)

: IMF

← 0

SET

(EIRH). 2

: Enables the INTTC4.

: IMF

← 1

SET

(TC4CR).3

: Starts TC4 and 3.

PINTTC4:

CLR

(TC4CR).3

: Stops TC4 and 3.

SET

(SYSCR2).5

: SYSCR2<SYSCK>

← 1

(Switches the system clock to the low-frequency clock.)

CLR

(SYSCR2).7

: SYSCR2<XEN>

← 0 (Stops the high-frequency clock.)

RETI

VINTTC4:

PINTTC4

: INTTC4 vector table

TMP86FS49AIUG 数据表(PDF) 133 Page - Toshiba Semiconductor

TMP86FS49AIUG 数据表(HTML) 133 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载