TMP86FS49AIUG datasheet(172/296 Pages) TOSHIBA

172 / 296 page

Page 156

13. Asynchronous Serial interface (UART2 )

13.9 Status Flag

TMP86FS49AIUG

Figure 13-7 Generation of Overrun Error

Note:Receive operations are disabled until the overrun error flag UART2SR<OERR> is cleared.

13.9.4 Receive Data Buffer Full

Loading the received data in RD2BUF sets receive data buffer full flag UART2SR<RBFL> to "1". The

UART2SR<RBFL> is cleared to “0” when the RD2BUF is read after reading the UART2SR.

Figure 13-8 Generation of Receive Data Buffer Full

Note:If the overrun error flag UART2SR<OERR> is set during the period between reading the UART2SR and read-

ing the RD2BUF, it cannot be cleared by only reading the RD2BUF. Therefore, after reading the RD2BUF,

read the UART2SR again to check whether or not the overrun error flag which should have been cleared still

remains set.

13.9.5 Transmit Data Buffer Empty

When no data is in the transmit buffer TD2BUF, UART2SR<TBEP> is set to “1”, that is, when data in

TD2BUF are transferred to the transmit shift register and data transmit starts, transmit data buffer empty flag

UART2SR<TBEP> is set to “1”. The UART2SR<TBEP> is cleared to “0” when the TD2BUF is written after

reading the UART2SR.

Final bit

Stop

Shift register

xxxx0*

1xxxx0

yyyy

xxx0**

RXD2 pin

UART2SR<OERR>

INTRXD2 interrupt

After reading UART2SR then

RD2BUF clears OERR.

RD2BUF

UART2SR<RBFL>

Final bit

Stop

Shift register

xxxx0*

1xxxx0

xxxx

yyyy

xxx0**

RXD2 pin

UART2SR<RBFL>

INTRXD2 interrupt

RD2BUF

After reading UART2SR then

RD2BUF clears RBFL.

TMP86FS49AIUG 数据表(PDF) 172 Page - Toshiba Semiconductor

TMP86FS49AIUG 数据表(HTML) 172 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载