ST40RA datasheet(9/94 Pages) STMICROELECTRONICS

9 / 94 page

4 Architecture

ST40RA

9/94

STMicroelectronics

ADCS 7260755H

Debug controller

Debugging is performed by break interrupts. There are two break channels. The address, data

value, access type, and data size can all be set as break conditions. Sequential break functions are

supported.

The user debug interface (UDI) contains a five-pin serial interface conforming to JTAG, IEEE

Standard TAP and boundary scan architecture. The interface provides host access to the 1 Kbyte

ASERAM for emulator firmware (accessible only in ASE mode).

Timers

The three-channel, auto-reload, 32-bit timer has an input capture function and a choice of seven

counter input clocks.

Real-time clock

The built-in 32-kHz crystal oscillator has a maximum 1/256 second resolution. It has dynamically

programmable operating frequencies and on-chip clock and calendar functions. It has two sleep

modes and one standby mode.

Watchdog timer

The ST40RA has an 8-bit watchdog timer (WDT) with programmable clock ratio. The WDT is able

to generate a power-on reset or a manual reset.

Programmable PLLs

The ST40RA has three programmable PLLs. The PLLs are configured by MODE pins at reset and

then reconfigured by software to optimize system performance or reduce system power

consumption.

General-purpose DMA controller

The five-channel physical address GPDMA controller has four general-purpose channels for

memory-to-memory or memory-to-peripheral transfers, and one buffered multiplexed channel. Both

2-D block moves and linked lists are supported. Two sets of DMA handshake pins are available for

use by external devices to support efficient transfer interdevice transfers via external interfaces

such as the EMI MPX.

Parallel I/O module

24 bits of parallel I/O are provided from the ST40 compatible PIO. Each bit is programmable as an

output or an input. “Input compare” generates an interrupt on any change of any input bit.

4.3

Bus interfaces

4.3.1

Local memory interface

The LMI supports 16-, 32- and 64-bit wide bus SDRAM and DDR SDRAM, at up to 100 MHz with a

maximum address space of 112 Mbytes. Devices supported include two and four bank 16-, 64-,

128- and 256-Mbit technologies in x4, x8, x16 and x32 packages. The LMI pads are dual mode

pads electrically compatible with LVTTL (for standard SDRAM) and SSTL_2 (for DDR SDRAM). For

full detail of the configuration options of the LMI please see

ST40 System Architecture Manual,

Volume 2: Bus Interfaces.

ST40RA 数据表(PDF) 9 Page - STMicroelectronics

ST40RA 数据表(HTML) 9 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94

数据表下载