ST92F120JR9T datasheet(112/320 Pages) STMICROELECTRONICS

112 / 320 page

112/320

ST92F120 - RESET AND CLOCK CONTROL UNIT (RCCU)

RESET/STOP MANAGER (Cont’d)

The on-chip Timer/Watchdog generates a reset

condition if the Watchdog mode is enabled

(WCR.WDGEN cleared, R252 page 0), and if the

programmed period elapses without the specific

code (AAh, 55h) written to the appropriate register.

The input pin RESET is not driven low by the on-

chip reset generated by the Timer/Watchdog.

When theReset pin goes high again, a deterministic

number of oscillator clock cycles (CLOCK1) is

counted (refer to TRSPH) before exiting the Reset

state (

±1 CLOCK1 period, depending on the delay

between the rising edge of the Reset pin and the first

rising edge of CLOCK1). Subsequently a short Boot

routine is executed from the device internal Boot

memory, and control then passes to the user pro-

gram.

The Boot routine sets the device characteristics

and loads the correct values in the Memory Man-

agement Unit’s pointer registers, so that these

point to the physical memory areas as mapped in

the specific device. The precise duration of this

short Boot routine varies from device to device,

depending on the Boot memory contents.

At the end of the Boot routine the Program Coun-

ter will be set to the location specified in the Reset

Vector located in the lowest two bytes of memory.

7.6.1 Reset Pin Timing

To improve the noise immunity of the device, the

Reset pin has a Schmitt trigger input circuit with

hysteresis. In addition, a filter will prevent an un-

wanted reset in case of a single glitch of less than

50 ns on the Reset pin. The device is certain to re-

set if a negative pulse of more than 20

µs is ap-

plied. When the reset pin goes high again, a delay

of up to 4

µs will elapse before the RCCU detects

this rising front. From this event on, a defined

number of CLOCK1 cycles (refer to TRSPH)is

counted

before

exiting

the

Reset

state

(

±1CLOCK1 period depending on the delay be-

tween the positive edge the RCCU detects and the

first rising edge of CLOCK1)

If the ST9 is a ROMLESS version, without on-chip

program memory, the memory interface ports are

set to external memory mode (i.e Alternate Func-

tion) and the memory accesses are made to exter-

nal Program memory with wait cycles insertion.

Figure 56. Recommended Signal to be Applied

on Reset Pin

VRESETN

VDD

VIHRS

VILRS

µs

Minimum

ST92F120JR9T 数据表(PDF) 112 Page - STMicroelectronics

ST92F120JR9T 数据表(HTML) 112 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载