| 数据搜索系统,热门电子元器件搜索 |
|
R8C/2G 数据表(PDF) 159 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
R8C/2G 数据表(HTML) 159 Page - Renesas Technology Corp |
|
159 / 344 page ![]() R8C/2G Group 16. Watchdog Timer Rev.1.00 Apr 04, 2008 Page 139 of 318 REJ09B0387-0100 Figure 16.2 Registers WDTR, WDTS, and WDC Watchdog Timer Reset Register RW CSPRO CSS CVS1 CVS0 0 0 X X 7FFFh 0100 01FFh 0101 03FFh 0110 07FFh 0111 0FFFh 1(2) X X X 0FFFh X: 0 or 1 NOTES: 1. 2. Do not generate an interrupt betw een w hen 00h and FFh are w ritten. When the CSPRO bit in the CSPR register is set to 1 (count source protection mode enabled), 0FFFh is set in the w atchdog timer. WO Function When 00h is w ritten before w riting FFh, the w atchdog timer is reset.(1) The w atchdog timer initial value depends on the CSPR register setting. CSPR register Default value After Reset WDTR 000Dh Undefined Symbol Address b7 b0 Watchdog Timer Control Register Symbol Address After Reset WDC 000Fh 00X11111b Bit Symbol Bit Name Function RW b3 b2 b1 b0 RW High-order bits of w atchdog timer — (b4-b0) RW — (b5) RW 00 b7 b6 b5 b4 Reserved bit Set to 0. When read, the content is undefined. RO WDC7 — (b6) Reserved bit Set to 0. Prescaler select bit 0 : Divide-by-16 1 : Divide-by-128 Watchdog Timer Start Register Symbol Address After Reset WDTS 000Eh Undefined RW WO Function The w atchdog timer starts counting after a w rite instruction to this register. b0 b7 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |