数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

R8C/2G 数据表(PDF) 241 Page - Renesas Technology Corp

部件名 R8C/2G
功能描述  RENESAS MCU R8C FAMILY / R8C/2x SERIES
PDF  344 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

R8C/2G 数据表(HTML) 241 Page - Renesas Technology Corp

Back Button R8C/2G Datasheet HTML 237Page - Renesas Technology Corp R8C/2G Datasheet HTML 238Page - Renesas Technology Corp R8C/2G Datasheet HTML 239Page - Renesas Technology Corp R8C/2G Datasheet HTML 240Page - Renesas Technology Corp R8C/2G Datasheet HTML 241Page - Renesas Technology Corp R8C/2G Datasheet HTML 242Page - Renesas Technology Corp R8C/2G Datasheet HTML 243Page - Renesas Technology Corp R8C/2G Datasheet HTML 244Page - Renesas Technology Corp R8C/2G Datasheet HTML 245Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 241 / 344 page
background image
R8C/2G Group
18. Serial Interface
Rev.1.00
Apr 04, 2008
Page 221 of 318
REJ09B0387-0100
18.1.1
Polarity Select Function
Figure 18.7 shows the Transfer Clock Polarity. Use the CKPOL bit in the UiC0 (i = 0 or 2) register to select the
transfer clock polarity.
Figure 18.7
Transfer Clock Polarity
18.1.2
LSB First/MSB First Select Function
Figure 18.8 shows the Transfer Format. Use the UFORM bit in the UiC0 (i = 0 or 2) register to select the
transfer format.
Figure 18.8
Transfer Format
CLKi(1)
D0
TXDi
• When the CKPOL bit in the UiC0 register = 0 (output transmit data at the falling
edge and input receive data at the rising edge of the transfer clock)
D1
D2
NOTES:
1. When not transferring, the CLKi pin level is “H”.
2. When not transferring, the CLKi pin level is “L”.
D3
D4
D5
D6
D7
D0
RXDi
D1
D2
D3
D4
D5
D6
D7
CLKi(2)
D0
TXDi
D1
D2
D3
D4
D5
D6
D7
D0
RXDi
D1
D2
D3
D4
D5
D6
D7
• When the CKPOL bit in the UiC0 register = 1 (output transmit data at the rising
edge and input receive data at the falling edge of the transfer clock)
i = 0 or 2
CLKi
D0
TXDi
• When UFORM bit in UiC0 register = 0 (LSB first)(1)
D1
D2
D3
D4
D5
D6
D7
D0
RXDi
D1
D2
D3
D4
D5
D6
D7
CLKi
D7
TXDi
D6
D5
D4
D3
D2
D1
D0
RXDi
• When UFORM bit in UiC0 register = 1 (MSB first)(1)
NOTE:
1. The above applies when the CKPOL bit in the UiC0 register is
set to 0 (output transmit data at the falling edge and input receive
data at the rising edge of the transfer clock).
D7
D6
D5
D4
D3
D2
D1
D0
i = 0 or 2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com