 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
R8C/2G 数据表(PDF) 240 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
R8C/2G 数据表(HTML) 240 Page - Renesas Technology Corp |
|
|
240 / 344 page  R8C/2G Group 18. Serial Interface Rev.1.00 Apr 04, 2008 Page 220 of 318 REJ09B0387-0100 Figure 18.6 Transmit and Receive Timing Example in Clock Synchronous Serial I/O Mode Transfer clock D0 TE bit in UiC1 register TXDi • Example of transmit timing (when internal clock is selected) Set data in UiTB register Transfer from UiTB register to UARTi transmit register TC CLKi TCLK Stop pulsing because the TE bit is set to 0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 D6 D7 TC=TCLK=2(n+1)/fi fi: Frequency of UiBRG count source (f1, f8, f32) n: Setting value to UiBRG register The above applies under the following settings: • CKDIR bit in UiMR register = 0 (internal clock) • CKPOL bit in UiC0 register = 0 (output transmit data at the falling edge and input receive data at the rising edge of the transfer clock) • UiIRS bit in UiC1 register = 0 (an interrupt request is generated when the transmit buffer is empty) D0 Set to 0 when interrupt request is acknowledged, or set by a program Write dummy data to UiTB register Transfer from UiTB register to UARTi transmit register 1/fEXT D1 D2 D3 D4 D5 D6 D7 D0 D1 D2 D3 D4 D5 Receive data is taken in Read out from UiRB register Transfer from UARTi receive register to UiRB register TI bit in UiC1 register 1 0 1 0 1 0 1 0 TXEPT bit in UiC0 register IR bit in SiTIC register Set to 0 when interrupt request is acknowledged, or set by a program • Example of receive timing (when external clock is selected) RE bit in UiC1 register TE bit in UiC1 register TI bit in UiC1 register 1 0 1 0 1 0 RI bit in UiC1 register IR bit in SiRIC register 1 0 1 0 CLKi RXDi The above applies under the following settings: • CKDIR bit in UiMR register = 1 (external clock) • CKPOL bit in UiC0 register = 0 (output transmit data at the falling edge and input receive data at the rising edge of the transfer clock) The following conditions are met when “H” is applied to the CLKi pin before receiving data: • TE bit in UiC1 register = 1 (enables transmit) • RE bit in UiC1 register = 1 (enables receive) • Write dummy data to the UiTB register fEXT: Frequency of external clock i = 0 or 2 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
