数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

R8C/2G 数据表(PDF) 236 Page - Renesas Technology Corp

部件名 R8C/2G
功能描述  RENESAS MCU R8C FAMILY / R8C/2x SERIES
PDF  344 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

R8C/2G 数据表(HTML) 236 Page - Renesas Technology Corp

Back Button R8C/2G Datasheet HTML 232Page - Renesas Technology Corp R8C/2G Datasheet HTML 233Page - Renesas Technology Corp R8C/2G Datasheet HTML 234Page - Renesas Technology Corp R8C/2G Datasheet HTML 235Page - Renesas Technology Corp R8C/2G Datasheet HTML 236Page - Renesas Technology Corp R8C/2G Datasheet HTML 237Page - Renesas Technology Corp R8C/2G Datasheet HTML 238Page - Renesas Technology Corp R8C/2G Datasheet HTML 239Page - Renesas Technology Corp R8C/2G Datasheet HTML 240Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 236 / 344 page
background image
R8C/2G Group
18. Serial Interface
Rev.1.00
Apr 04, 2008
Page 216 of 318
REJ09B0387-0100
Figure 18.4
Registers U0TB, U2TB and U0C0, U2C0
UARTi Transmit/Receive Control Register 0 (i = 0 or 2)
Symbol
Address
After Reset
U0C0
00A4h
00001000b
U2C0
0164h
00001000b
Bit Symbol
Bit Name
Function
RW
NOTE:
1.
RW
RW
If the BRG count source is sw itched, set the UiBRG register again.
RW
Data output select bit
0 : TXDi pin is for CMOS output
1 : TXDi pin is for N-channel open-drain output
UFORM
Transfer format select bit 0 : LSB first
1 : MSB first
NCH
CLK polarity select bit
0 : Transmit data is output at falling edge of transfer
clock and receive data is input at rising edge
1 : Transmit data is output at rising edge of transfer
clock and receive data is input at falling edge
Set to 0.
Transmit register empty
flag
0 : Data in transmit register (during transmit)
1 : No data in transmit register (transmit completed)
Nothing is assigned. If necessary, set to 0.
When read, the content is 0.
(b2)
CKPOL
CLK1
RW
BRG count source select
bits(1)
b1 b0
0 0 : Selects f1
0 1 : Selects f8
1 0 : Selects f32
1 1 : Do not set.
RW
RW
RO
(b4)
Reserved bit
b7 b6 b5 b4 b3 b2
TXEPT
b1 b0
0
CLK0
UARTi Transmit Buffer Register (i = 0 or 2)(1, 2)
Symbol
Address
After Reset
U0TB
00A3h-00A2h
Undefined
U2TB
0163h-0162h
Undefined
RW
NOTES:
1.
2.
Transmit data
Nothing is assigned. If necessary, set to 0.
When read, the content is undefined.
(b8-b0)
(b15-b9)
When the transfer data length is 9 bits, w rite data to high byte first, then low byte.
Use the MOV instruction to w rite to this register.
Function
WO
b0
b7
(b8)
b0
(b15)
b7



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com